Microprocessor 8086 notes

Dec 21, 2015Download as docx, pdf4 likes789 views

The 8086 processor has a 1MB address space divided into two 512KB banks connected to the lower and upper halves of the 16-bit data bus. Data can be accessed from memory in 8-bit or 16-bit sizes from either the even or odd address banks using different combinations of address lines and enabling the appropriate bank. Accessing 16-bit data starting from an odd address requires two bus cycles to retrieve the lower byte first from the odd bank then the upper byte from the even bank by incrementing the address.

The memory address in 8086 space can be viewed as a sequence of one million bytes in
which any byte may contain an 8-bit data element and any two consecutive bytes may contain a
16-bit data element. There is no constraint on byte or word address boundaries. The address space
is physically connected to a 16-bit data bus by dividing the address space into two 8-bit banks of
up to 512K bytes each.
One bank is connected to the lower half of the 16-bit data bus (D0 – D7) and contains even
address bytes. i.e., when A0 bit is low, the bank is selected. The other bank is connected to the
upper half of the data bus (D8 - D15) and contains odd address bytes. i.e., when A0 is high and
BHE (Bus High Enable) is low, the odd bank is selected. A specific byte within each bank is
selected by address lines A1-A19.

Data can be accessed from the memory in four different ways. Theyare:
 8 - bit data from Lower (Even) address Bank.
 8 - bit data from Higher (Odd) address Bank.
 16 - bit data starting from Even Address.
 16 - bit data starting from Odd Address.
8-bit data from Even address Bank
Odd B ank Even Bank
x + 1
x + 3
x + 5
x
x + 2
x + 4
A1-A19
D 0-D 15
BH E = 1
D 8 -D 15 D 0-D 7
Fig. 8-bit Data Access from Even Address
A 0 = 0
To access memory bytes from Even address, information is transferred over the lower
half of the data bus (D0 - D7). The A0 is output LOW and BHE is output HIGH enabling only
the even address bank.
Higher
Address
Bank
(512K x 8) BHE
ODD
Lower
Address
Bank
(512K x 8) A0
EVEN
A1-A19
Address Bus
D8-D15 D0-D7
Data Bus (D0 - D15)

Example: Consider loading a byte of data into CH register (higher order 8-bits of CX register)
from the memory location with an even address. The data will be accessed from the even bank via
the (D0 - D7) DATA BUS. Although this data is transferred into the 8086 over the lower 8-bit
lines, the 8086 automatically redirects the data to the higher 8-bits of its internal 16- bit data path
and hence to the CH-register. This capability allows bytes input-output transfer via the AL
register to access I/O device connected to either the upper half of the data bus or the lower half
of the 16-bit data bus.
8-bit Data from Odd Address Bank
To access memory byte from an odd address information, is transferred over the higher
half of the data bus (D8 - D15). The BHE output low enables the upper memory bank. A0 is
output high to disable the lower memory bank. It is illustrated in fig. 7
O d d B a n k E v e n B a n k
16-bit Data Access starting from Even -Address
Odd Bank Even Bank
x + 1
x + 3
x
x + 2
A1-A19
D0-D15
D8-D15
BHE =0
D0-D7
A0 = 0
16-bit data from an even address is accessed in a single bus cycle. Address lines A1 -
A19 select the appropriate byte within each bank. A0 low and BHE low enables both banks
simultaneously.
16-bit Data Access starting from Odd Address
A 16-bits word located at an odd address (two consecutive bytes with the least
significant byte at an odd byte address) is accessed using two bus cycles. During the first bus
cycle the lower byte (with the odd address 0005 as shown in fig.) is accessed.
x + 1
x + 3
x
x + 2
B H E = 0 A 0 = 1
A 1 -A 1 9
D 0 - D7
D 8 - D 1 5
D 0 -D 1 5

0005
0007
0009
0004
0006
0008
A1-A19
A1-A9
D0-D7
D8-D15
0005
0007
0009
0004
0006
0008
A1-A19
A1-A9
D0-D7
D8-D15
Odd Bank Even Bank Odd Bank Even Bank
(a) First Access f rom Odd Address (b) Next Access f rom Ev en Address
During the second bus cycle, the upper byte (with the even address 0006H) is accessed.
During the first bus cycle, A1 - A19 address bus specifies the address and A0 as 1 and
BHE is low. Therefore the even memory bank is disabled and odd memory bank is
enabled. During the second bus cycle, the address is incremented. Therefore A0 is zero and
BHE is made high. The even memory bank is enabled and the odd memory bank is disabled.

The document discusses memory segmentation in the 8086 microprocessor. It explains that the 8086 has a 20-bit address bus that can address 1MB of physical memory. This memory can be divided into 16 segments of 64KB each, addressed from 0000H to F000H. Segments are accessed using a segment register to provide the base address and an offset value. Logical addresses are specified as segment:offset pairs, which are combined and shifted to generate the 20-bit physical address. Segmentation allows code, data, and stacks to be separated and permits relocation of programs in memory.

Memory banking-of-8086-finalEstiak Khan

The document summarizes memory organization and addressing in the 8086 microprocessor. It discusses that the 8086 has a 20-bit address bus that can access 1MB of memory. Memory is organized into two 512KB banks to allow 16-bit words to be accessed with a single machine cycle. Data can be accessed from memory in four ways - as 8-bit quantities from the even or odd bank, or as 16-bit words from even or odd addresses, which may require one or two cycles respectively. The document provides details on the signals used to control memory bank selection and addressing.

Chapter 1-Microprocessors, Microcomputers, and Assembly Languagecmkandemir

This document provides an introduction to microprocessors and assembly language programming. It discusses the basic components and organization of a microprocessor-based system including the microprocessor, memory, and input/output. It also covers number systems including decimal, binary, and hexadecimal. The document provides examples of simple programs and discusses the instruction set and machine language of microprocessors. The overall purpose is to introduce foundational concepts about microprocessor architecture and assembly language programming.

Memory organizationDr. Abhineet Anand

The document discusses memory organization and hierarchy. It describes how main memory directly communicates with the CPU while auxiliary memory provides backup storage. It also outlines different memory mapping techniques like direct mapping and set-associative mapping used for cache memory. Virtual memory allows programs to be larger than physical memory by swapping blocks between main and auxiliary storage.

Math coprocessor 8087Fazla Rabbi Mashrur

The document discusses the Intel 8087 math coprocessor, which was designed to work alongside the Intel 8086 and 8088 processors to improve floating point calculation performance. It describes the internal architecture of the 8087 including its control unit, numeric execution unit, status register, control register, and tag register. The document also covers how the 8086 and 8087 interface together and synchronize operations.

Pin Description Of Intel 80386 DX MicroprocessorRaunaq Sahni

microcontroller basicssagar Ramdev

A microcontroller is a small computer on a single integrated circuit containing a processor core, memory, and programmable input/output peripherals. It is used in embedded systems to make decisions. The AVR ATmega8 is an 8-bit microcontroller based on Harvard architecture. It has 8KB of flash memory, 512B of EEPROM, and 1KB of SRAM. It contains peripherals like timers, PWM channels, ADC, and serial interfaces. The ATmega8 comes in PDIP and TQFP packages and uses three registers - DDRx, PORTx, and PINx - to communicate with its I/O ports.

8086 pin diagram descriptionAkhil Singal

Programmers model of 8086KunalPatel260

The document summarizes the registers in the Intel 8086 microprocessor architecture. It describes the 4 general purpose registers (AX, BX, CX, DX), 4 segment registers (CS, SS, DS, ES), 2 pointer registers (SP, BP), 2 index registers (SI, DI), the instruction pointer register (IP), and the flag register. The general purpose registers include the accumulator (AX), base (BX), counter (CX), and data (DX) registers. The segment registers contain the starting addresses of the 4 separate 64kb memory segments for code, stack, data, and extra data.

80386 processorRasmi M

The Intel 80386 was a 32-bit microprocessor introduced in 1985 that represented a significant advancement over the 16-bit 8086. It had 32-bit registers and instructions, supported up to 4GB of physical memory and 64TB of virtual memory, and included memory management features like paging and segmentation for protection and virtual memory. The 80386's functional units included a bus interface for data transfer, an execution unit, and units for segmenting, paging, instruction decoding, and prefetching. It had various operating modes and registers to support both 32-bit and backward compatible 16-bit operations.

8086 Microprocessor Vijay Kumar

The 8086 microprocessor was Intel's first 16-bit microprocessor released in 1978. It had a 16-bit data bus and 20-bit address bus, allowing it to access up to 1 megabyte of memory. The 8086's CPU was divided into two units - the Bus Interface Unit which handled external bus operations, and the Execution Unit which decoded instructions and performed computations. It had four general purpose 16-bit registers, four 16-bit segment registers, and other registers including the instruction pointer and flag register.

MICROCONTROLLER 8051PUNE VIDYARTHI GRIHA'S COLLEGE OF ENGINEERING, NASHIK

The document provides an overview of the 8051 microcontroller, including its history, architecture, memory organization, registers, I/O ports, and other key features. Some of the main points covered include: - The 8051 was one of the earliest microcontrollers developed by Intel in 1980 and features 40 pins, 4K ROM, 128B RAM, and four 8-bit I/O ports. - It has separate memory spaces for program and data memory up to 64KB each. Internal memory includes on-chip ROM and RAM, while external memory can be added. - Special function registers (SFRs) are located at the top of internal RAM and include registers like ACC, B

UNIT 1.pptxsrinath594128

This document provides information about the 8086 microprocessor used in microcontroller applications. It discusses the architecture of the 8086 including its registers, buses, addressing modes, instruction set and interrupts. Specifically, it outlines the features of the 8086, describes the bus interface unit and execution unit, and explains the different general purpose and segment registers as well as the various addressing modes supported by the 8086 architecture.

MAXIMUM MODE OF 8086 MICROPROCESSOR-1.pptxZadockMaloba

The document discusses the maximum mode of the 8086 microprocessor. In maximum mode, the 8086 is interfaced with other processors like the 8087 to boost performance through multiprocessing. The 8086 acts as the bus master and passes control to other processors via request pins. It uses an 8288 bus controller to generate control signals and latch addresses and data from the bus. Interfacing additional processors allows for floating point coprocessing and increased efficiency. The maximum mode has a more complex circuit than the minimum mode but enables multiprocessing capabilities.

Microprocessor 8086Gopikrishna Madanan

Module4cs19club

This document discusses the memory system and its various components. It covers the basics of memory addressing and the connection between CPU and main memory. It describes the internal organization of semiconductor memory chips and different types of memories like static RAM, dynamic RAM and ROM. It explains the memory hierarchy concept and cache memory design. It provides details about memory mapping functions.

Addressing modes of 80386PDFSHARE

The 80386 microprocessor provides 11 addressing modes, including register, immediate, direct, register indirect, based, index, scaled index, based index, based scaled index, based index with displacement, and based scaled index with displacement addressing modes. These addressing modes indicate how the source and destination addresses for instructions are accessed and located in memory or registers. The addressing modes allow data to be accessed using registers, immediate values, memory addresses formed from registers and offsets.

CS304PC:Computer Organization and Architecture Unit- III PDF notes .pdfGuru Nanak Technical Institutions

This document provides an overview of data representation and computer arithmetic. It discusses: 1) Different data types that can be stored in computer registers including numbers, letters, and other symbols represented in binary-coded form. 2) Various number systems for representing data like binary, octal, hexadecimal, and decimal. It also covers complements, fixed point representation, and floating point representation. 3) Computer arithmetic operations like addition, subtraction, multiplication and division. It describes algorithms and hardware implementations for performing these operations on different data types like fixed point binary, floating point binary, and BCD data.

Input Output OrganizationKamal Acharya

80286 microprocessorAvin Mathew

Byte and string manipulation 8086mpsrekha83

This document discusses string manipulation instructions in the 8086 microprocessor. It describes instructions such as REP, MOVS, CMPS, SCAS, LODS, and STOS. REP is a prefix that repeats string instructions until a condition is met. MOVS copies a byte or word from one memory location to another, adjusting indexes after each operation. CMPS compares bytes or words in strings. SCAS compares a string element to a register. LODS loads a string element into a register. STOS stores a register value into a string element memory location.

Cache Memorysathish sak

This document discusses various aspects of computer memory systems including cache memory. It begins by defining key terms related to memory such as capacity, organization, access methods, and physical characteristics. It then covers cache memory in particular, explaining the basic concept of caching as well as aspects of cache design like mapping, replacement algorithms, and write policies. Examples of cache configurations from different processor models over time are also provided.

8085 instructions and addressing modesSuchismita Paul

The document discusses the addressing modes and instruction set of the 8085 microprocessor. It describes the different addressing modes used in 8085 like immediate, register, memory direct, indirect and implied addressing. It also explains the classification of the 8085 instruction set based on functionality into data transfer, arithmetic, logical, branching, stack/IO and machine control instructions. Furthermore, it provides details about the one-byte, two-byte and three-byte instructions and gives examples of instructions from different categories.

8051 data types and directivesSARITHA REDDY

The 8051 microcontroller has an 8-bit architecture and uses 8-bit registers. It can process data larger than 8 bits by breaking it down. The DB directive is used to define byte-sized data in various formats. The ORG and EQU directives set the program origin and define constants, while END marks the end of an assembly file. The document also describes accessing individual I/O port bits and toggling or checking their states using instructions like SETB, XLR, JNB, and JB.

Intel® 80386 microprocessor registersNeel Shah

The document discusses the flag register and control registers of the Intel 80386 microprocessor. It describes the various flags in the 32-bit flag register, including new flags added compared to previous processors. It also covers the debug registers - debug address registers DR0-DR3 and debug control register DR7 that are used for breakpoints, as well as debug status register DR6. Finally, it summarizes the functions of the four system control registers CR0-CR3 that control features like paging, protected mode, and task switching.

Unit II arm 7 Instruction SetDr. Pankaj Zope

The document discusses various aspects of the ARM-7 architecture including its addressing modes, instruction set, and data processing instructions. It describes 9 different addressing modes including immediate, absolute, indirect, register, register indirect, base plus offset, base plus index, base plus scaled index, and stack addressing. It also provides details about the ARM instruction set, Thumb instruction set, and I/O system. Examples are given to illustrate different instructions such as MOV, SUB, ORR, CMP, MUL, branch instructions, LDR, STR, and SWI.

2. 8085-Microprocessor.pptxISMT College

The 8085 microprocessor is an 8-bit CPU with 40 pins that requires a +5V power supply. It has an 8-bit data bus and 16-bit address bus that can access up to 64KB of memory. The 8085 architecture includes six 8-bit registers (BC, DE, HL), an 8-bit accumulator, 16-bit program counter, 16-bit stack pointer, and 5-bit flag register. The multiplexed address/data bus is used to transfer both addresses and data. Control signals include RD, WR, ALE and status signals S1 and S0 are used to indicate read, write and other operations to memory or I/O devices.

8086Ravi Anand

The 8086 microprocessor is a 16-bit CPU launched by Intel in 1978. It has a 16-bit data bus and 20-bit address bus, allowing it to access up to 1MB of memory. The 8086 architecture partitions the CPU logic into two functional units - the Bus Interface Unit which handles external transactions, and the Execution Unit which performs decoding and execution. This separation improves processing speed by allowing parallel instruction fetching and execution via pipelining. The 8086 uses memory segmentation to access more memory than its 16-bit registers allow, dividing the 1MB address space into 64KB segments addressed using segment and offset registers.

Introduction to microprocessor notesSARITHA REDDY

This document provides an overview of microprocessors and the 8085 microprocessor. It discusses the evolution of microprocessors from early business calculators and home computers to modern devices. It then describes the internal architecture of the 8085 microprocessor, including its functional blocks like the ALU, registers, flags, and buses. Finally, it outlines the five generations of microprocessors and provides details on the pin configuration and functions of the 8085 microprocessor.

More Related Content

What's hot (20)

Programmers model of 8086KunalPatel260

80386 processorRasmi M

8086 Microprocessor Vijay Kumar

MICROCONTROLLER 8051PUNE VIDYARTHI GRIHA'S COLLEGE OF ENGINEERING, NASHIK

UNIT 1.pptxsrinath594128

MAXIMUM MODE OF 8086 MICROPROCESSOR-1.pptxZadockMaloba

Microprocessor 8086Gopikrishna Madanan

Module4cs19club

Addressing modes of 80386PDFSHARE

CS304PC:Computer Organization and Architecture Unit- III PDF notes .pdfGuru Nanak Technical Institutions

Input Output OrganizationKamal Acharya

80286 microprocessorAvin Mathew

Byte and string manipulation 8086mpsrekha83

Cache Memorysathish sak

8085 instructions and addressing modesSuchismita Paul

8051 data types and directivesSARITHA REDDY

Intel® 80386 microprocessor registersNeel Shah

Unit II arm 7 Instruction SetDr. Pankaj Zope

2. 8085-Microprocessor.pptxISMT College

Programmers model of 8086KunalPatel260

80386 processorRasmi M

8086 Microprocessor Vijay Kumar

MICROCONTROLLER 8051PUNE VIDYARTHI GRIHA'S COLLEGE OF ENGINEERING, NASHIK

UNIT 1.pptxsrinath594128

MAXIMUM MODE OF 8086 MICROPROCESSOR-1.pptxZadockMaloba

Microprocessor 8086Gopikrishna Madanan

Module4cs19club

Addressing modes of 80386PDFSHARE

CS304PC:Computer Organization and Architecture Unit- III PDF notes .pdfGuru Nanak Technical Institutions

Input Output OrganizationKamal Acharya

80286 microprocessorAvin Mathew

Byte and string manipulation 8086mpsrekha83

Cache Memorysathish sak

8085 instructions and addressing modesSuchismita Paul

8051 data types and directivesSARITHA REDDY

Intel® 80386 microprocessor registersNeel Shah

Unit II arm 7 Instruction SetDr. Pankaj Zope

2. 8085-Microprocessor.pptxISMT College

Viewers also liked (6)

8086Ravi Anand

Introduction to microprocessor notesSARITHA REDDY

Types of Circuit BreakerRavi Anand

Introduction to 8085 MicroprocessorRavi Anand

The document discusses microprocessors, microcontrollers, and the 8085 microprocessor. It defines a microprocessor as a programmable device that performs arithmetic and logical operations on numbers according to a stored program. A microcontroller is similar but has memory and I/O functions integrated on a single chip. The 8085 is an 8-bit microprocessor with 40 pins that can address 64KB of memory and has 74 instructions across 5 addressing modes. It uses multiplexed address and data lines to reduce pins.

Seminar Report on MHD (Magneto Hydro Dynamics)Ravi Anand

This document provides a technical seminar report on magneto hydrodynamic (MHD) power generation. It discusses the working principle of MHD generators, provides a brief history of MHD, describes the different types of MHD generators (Faraday, Hall, and disc generators), and discusses how MHD generators can be integrated with conventional thermal power plants to improve efficiency. The document concludes that MHD power generation offers efficiency improvements over conventional systems and has the potential to help address growing energy demands.

INTERRUPTS OF 8086 MICROPROCESSORGurudev joshi

The document discusses interrupts in computing systems. It defines an interrupt as either a hardware-generated call from an external signal or a software-generated call from an instruction. The main purposes of interrupts are to halt normal program execution and divert processing to an interrupt service routine in response to external events. It then provides details on different types of interrupts, including hardware interrupts from devices and software interrupts from instructions. It lists and describes the most common interrupt types and their associated vector numbers.

8086Ravi Anand

Introduction to microprocessor notesSARITHA REDDY

Types of Circuit BreakerRavi Anand

Introduction to 8085 MicroprocessorRavi Anand

Seminar Report on MHD (Magneto Hydro Dynamics)Ravi Anand

INTERRUPTS OF 8086 MICROPROCESSORGurudev joshi

Similar to Microprocessor 8086 notes (20)

8086 memory interface.pptxHebaEng

This document discusses different types of computer memory technologies including ROM, RAM, and their variants. It also provides examples of memory expansion by combining multiple memory chips. Specifically, it shows how to expand a 2Kx8 EPROM chip to larger memory sizes like 2Kx16, 4Kx8, and 8Kx16 by using multiple chips. Additionally, it demonstrates 8086 memory access for byte and word sizes using the address bus, data bus and control lines like BHE and A0.

Microprocessor.pdfpradipsaha77

1 ECE 371 - HOMEWORK 3 due 1159 pm Thurs 7.docxjoyjonna282

1 ECE 371 - HOMEWORK 3 due: 11:59 pm Thurs 7/3/14 __________________________________________________________ Please scan your homework solutions and email to grader ([email protected]) with a copy to me ([email protected]). 1 . It is desired to interface a 74LS373 latch as Input Port A0 hex in a computer system that used "isolated I/O" with bus signals IOR* and IOW*. (The "*" indicates that these are low-active signals.) Assume that 8-bit port addresses are used, so that only address bus lines A0 - A7 need to be used in your interface. Using the decoder shown below and with a minimum number of 2- input logic gates, show how to interface this port to the address bus, data bus, and control signals. (You don't need to show bus drivers or bus controller chips.) Assume that the input device we are trying to read from, with the help of the latch, is a set of 8 switches. 05 02 00 01 03 04 A0 A1 A2 E1 E2 E3 07 06 74LS138 (Decoder) D0-D7 Q0-Q7 OUTPUT CONTROL G 74LS373 (Latch) 2 2. It is desired to implement seven 8-bit output ports using memory mapped I/O. Details of the interface specification are: • The memory region from 12380 hex through 123FF hex is to be mapped from memory to I/O, so that the memory mapped I/O method can be used. • Within the above address region, the linear select method is to be used to interface the 7 output ports. (a) Give the addresses, in hex, of the 7 resulting port addresses. (b) Assume that a Programmable Array Logic (PAL) device has been programmed to decode the upper 13 lines from the system address bus. The PAL output shown in the diagram below will be low only when the values on A19-A7 are equal to the upper 13 bits of the memory mapped region specified above. In the diagram below, show how to interface one of the 7 Output ports, the one with highest address, to the address bus, data bus, and control signals of the computer. Assume that the available control signals are MEMR*, MEMW*, IOR*, and IOW*. D0-D7 Q0-Q7 OUTPUT CONTROLCLK 74LS374 (Latch) LEDs PAL outx A19-A7 3. (a) Memory addresses F89C0 through F89FF are to reallocated from memory to I/O so that a group of I/O devices can be interfaced using memory-mapped 3 I/O using these addresses. A PAL device is used to generate a low active signal when and only when an address in the above range is present on the address bus. List the Address Bus lines that should be connected to the PAL and give their unique values that should cause PAL output to go low. 4 (b) In the figure below, show how to interface the I/O device from part a which has the highest port address. Assume that this device is a 74LS373 latch used as input port. (You can also assume that inputs to the 74LS373 are simple switches.) Use the PAL output, the decoder, and a minimum number of 2-input logics gates to implement your interface. (Note that linear select is ...

Digital Compratorsuraj829

Digital comparators are combinational logic circuits that compare digital signals at their input terminals and produce an output depending on the condition of the inputs, such as whether input A is greater than, less than, or equal to input B. Digital comparators can compare a variable number against a constant value and produce outputs indicating the three possible conditions. They use exclusive-NOR gates to compare bit pairs and cascade single-bit comparators to compare multi-bit numbers.

8086 Microprocessor and Microcontroller.pptAssocProfECEVelTechC4

Microprocessor architectureparsh33

This document describes the components and operation of the Intel 8085 microprocessor. It contains: - Details of the buses (data, address, control), registers (program counter, stack pointer, flags), arithmetic logic unit, and timing/control circuitry. - Explanations of the address bus width, data bus width, and bus multiplexing used to alternate between address and data on the lower order address lines. - Pin configurations and signals for clock input/output, address/data buses, and control signals like HOLD and HLDA used for direct memory access. - Timing diagrams showing the fetch-execute sequence where the program counter addresses memory to fetch instructions.

UNIT-I MICROPROCESSOR PROGRAMMING AND STACK.pptxtamil arasan

Introduction to Computer System. 8085/8086 architectureFazalHameed14

This document discusses different types of computer systems and components of a computer system. It provides examples of computer systems such as an automatic door, air conditioner, and line tracking robot. It then describes the main units of a computer system including input, central processing unit, memory, and output. The central processing unit is said to coordinate action in the CPU and perform processing. Memory is described as storing instructions and data. The document goes on to provide more details about memory, microprocessors, registers, and addressing modes in computer systems.

Microprocessors and Microcontrollers 8086 Pin ConnectionsJason J Pulikkottil

The document provides information about the pin configurations and connections of the 8086 microprocessor. It discusses the various pins used for address/data bus, control signals, interrupts and their functions. It also describes the minimum and maximum mode interfaces, timing diagrams for different bus cycles and memory organization of 8086 microprocessor. Finally, it explains the internal architecture and modes of operation of 8255 Programmable Input/Output port.

Networking problem help Consider the following TCP session between h.pdfFashionBoutiquedelhi

Networking problem help Consider the following TCP session between hosts A and host B on a perfect channel: A has a file of size 2.5MSS to send to B. A desires to send segments of alternating sizes MSS and MSS/2 (sequence number = 0 for the first segment of size MSS). B also has a file of size 2.5MSS to send to A. B desires to send segments of alternating sizes MSS/2 and MSS (sequence number = 0 for the first segment of size MSS/2). A sends first.Note, A and B don’t have to fully fill up their “desired” segment size if there is no sufficient bytes to send, especially at the end of their conversation, where it is even possible for them to send a segment whose data size is equal to 0. Draw all the segment exchanges until the Both A and B think they don’t have any more bytes to send and there is no byte to acknowledge. For each segment, clearly mark the sequence number, the ACK number, and the size of data it carries. If the data size is equal to 0 in a segment, the sequence number field is irrelevant. You may just mark N/A. Solution Source port: 16 Bit number which identifies the Source Port number (Sending Computer\'s TCP Port). Destination port: 16 Bit number which identifies the Destination Port number (Receiving Port). Sequence number: 32 Bit number used for byte level numbering of TCP segments. If you are using TCP, each byte of data is assigned a sequence number. If SYN flag is set (during the initial three way handshake connection initiation), then this is the initial sequence number. The sequence number of the actual first data byte will then be this sequence number plus 1. For example, let the first byte of data by a device in a particular TCP header will have its sequence number in this field 50000. If this packet has 500 bytes of data in it, then the next packet sent by this device will have the sequence number of 50000 + 500 + 1 = 50501. Acknowledgment Number: 32 Bit number field which indicates the next sequence number that the sending device is expecting from the other device. Header Length: 4 Bit field which shows the number of 32 Bit words in the header. Also known as the Data Offset field. The minimum size header is 5 words (binary pattern is 0101). Reserved: Always set to 0 (Size 6 bits). Control Bit Flags: We have seen before that TCP is a Connection Oriented Protocol. The meaning of Connection Oriented Protocol is that, before any data can be transmitted, a reliable connection must be obtained and acknowledged. Control Bits govern the entire process of connection establishment, data transmissions and connection termination. The control bits are listed as follows: They are: URG: Urgent Pointer. ACK: Acknowledgement. PSH: This flag means Push function. Using this flag, TCP allows a sending application to specify that the data must be pushed immediately. When an application requests the TCP to push data, the TCP should send the data that has accumulated without waiting to fill the segment. RST: Reset the connection. The RST bit.

Introduction to 8086 Microprocessors.pptSasiBhushan22

The 8086 microprocessor is a 16-bit processor released by Intel in 1978. It has approximately 29,000 transistors and a 40-pin DIP package. The 8086 uses 20-bit addresses, allowing it to access up to 1 megabyte of memory space. It is divided into two main units - the Bus Interface Unit which fetches instructions and data from memory, and the Execution Unit which decodes and executes the instructions. The 8086 has 4 segment registers (CS, DS, SS, ES), 7 general purpose 16-bit registers (AX, BX, CX, DX, SP, BP, SI, DI), an instruction pointer register, and a flag register.

363118864 8255-nptelZerihunDemere

The Intel 8255A is a programmable peripheral interface chip that consists of three 8-bit I/O ports that can be configured to interface with input and output devices. Port A and B each have an output latch and input buffer, while Port C has an output latch and input buffer but can be divided into two 4-bit ports. The ports can be programmed into three modes to operate independently or for bidirectional communication. The 8255A simplifies interfacing with I/O devices by eliminating the need for external logic components like buffers and latches.

Chapter 2_1(8086 System configuration).pptxmelaku76

The document describes the pin layout and system configuration of the Intel 8086 microprocessor. It discusses the pin details and functions in both minimum and maximum mode. In minimum mode, the 8086 generates all control signals itself and operates as a single processor system. In maximum mode, an 8288 bus controller chip is used to derive control signals from status lines, allowing for multiple processors. Memory, I/O devices, latches and transceivers are used to separate address and data signals. Read and write cycles are explained along with the timing of control signals like ALE, RD and WR.

Microprocessor if deptt- 17th september 2021 (2)AISSMS

The 8086 is a 16-bit microprocessor with a 16-bit ALU, 16-bit data bus, and 20-bit address bus. It can access up to 1 megabyte of memory. The BIU fetches instructions and data from memory using segment registers and an instruction pointer or effective address to generate 20-bit physical addresses. The EU decodes and executes instructions using 16-bit registers including AX, BX, CX, and DX which can also be used as 8-bit registers. Pipelining allows the CPU to fetch the next instruction while executing the current one.

Microprocessor Vijay Kannamalla

This document provides an overview of the 8086 microprocessor, including: - It was Intel's first 16-bit microprocessor released in 1978 using HMOS technology. - It has 29,000 transistors, a 40-pin DIP package, and operates on a 5V supply. - It uses 20-bit addresses to access up to 1MB of memory space divided into 64KB segments. - Its architecture includes a Bus Interface Unit (BIU) with segment registers to access different memory segments, and an Execution Unit (EU) to decode and execute instructions using registers like AX, BX, CX, and DX.

Pin digram of 8086RJ

This document summarizes the pin functions of the Intel 8086 microprocessor. It describes pins that are common in minimum and maximum mode, including the multiplexed address/data bus, address/status bus, interrupts, clock, power, and reset pins. It then provides more details on pins that differ between the two modes, such as memory/IO selection, read/write control, and DMA request/acknowledge pins for minimum mode and status outputs, lock signal, and queue status pins for maximum mode.

Minimum Modes and Maximum Modes of 8086 MicroprocessorNikhil Kumar

The document discusses the minimum and maximum modes of the Intel 8086 microprocessor. In minimum mode, the 8086 generates its own control signals to interface with memory and I/O, while in maximum mode it requires an 8288 bus controller to generate the control signals. Minimum mode has limitations and does not support the 8087 coprocessor, while maximum mode allows use of the coprocessor and provides additional functions. Key signals in minimum mode include the address/data bus lines, status lines, control signals like ALE and M/IO, and interrupt lines.

Chapter 1 archietecture of 8086SHREEHARI WADAWADAGI

The document discusses the architecture of the 8086 microprocessor. It describes the 8086 as a 16-bit processor that can access external memory using a 20-bit address bus. The 8086 uses memory segmentation to map the larger 20-bit physical addresses to the smaller 16-bit registers. Each segment is defined by a base address stored in a 16-bit segment register. The 20-bit physical address is calculated by combining the segment register value and offset. The document provides details on the various memory segments and addressing modes supported by the 8086 architecture.

Unit iii microcontrollers final1Saritha Reddy

The document discusses various peripherals that can be interfaced with microcontrollers, including the 8255 Programmable Peripheral Interface (PPI), ADC0809 analog to digital converter, DAC0800 digital to analog converter, and serial communication standards like RS-232. It provides details on the architecture and interfacing of the 8255 PPI and describes how its ports are selected and programmed. It also provides interfacing diagrams and example programs for interfacing the 8255 with an 8051 microcontroller, as well as for interfacing the ADC0809 and DAC0800 for analog to digital and digital to analog conversion respectively. Finally, it discusses serial communication standards like RS-232, RS-485, RS-

8085 Architecture & Memory Interfacing1techbed

The document discusses the architecture and support components of the 8085 microprocessor. It describes the pin diagram and functions of the 8085, its operations including memory and I/O access, internal architecture consisting of ALU, registers, buses, and interfacing with memory and I/O devices using memory-mapped and peripheral-mapped techniques. Examples of programs to read from an input port and write to an output port are also provided.

8086 memory interface.pptxHebaEng

Microprocessor.pdfpradipsaha77

1 ECE 371 - HOMEWORK 3 due 1159 pm Thurs 7.docxjoyjonna282

Digital Compratorsuraj829

8086 Microprocessor and Microcontroller.pptAssocProfECEVelTechC4

Microprocessor architectureparsh33

UNIT-I MICROPROCESSOR PROGRAMMING AND STACK.pptxtamil arasan

Introduction to Computer System. 8085/8086 architectureFazalHameed14

Microprocessors and Microcontrollers 8086 Pin ConnectionsJason J Pulikkottil

Networking problem help Consider the following TCP session between h.pdfFashionBoutiquedelhi

Introduction to 8086 Microprocessors.pptSasiBhushan22

363118864 8255-nptelZerihunDemere

Chapter 2_1(8086 System configuration).pptxmelaku76

Microprocessor if deptt- 17th september 2021 (2)AISSMS

Microprocessor Vijay Kannamalla

Pin digram of 8086RJ

Minimum Modes and Maximum Modes of 8086 MicroprocessorNikhil Kumar

Chapter 1 archietecture of 8086SHREEHARI WADAWADAGI

Unit iii microcontrollers final1Saritha Reddy

8085 Architecture & Memory Interfacing1techbed

More from Ravi Anand (20)

data-acquisition-system-pptRavi Anand

Data acquisition involves sampling signals from physical processes, converting the analog signals to digital numeric values, and processing the data with a computer. Data acquisition systems typically use transducers to sense physical variables and convert them to electrical signals, condition the signals for analog to digital conversion, and convert the signals to digital formats for computer processing, analysis, storage and display. Signal conditioning improves signal quality and may include amplification, isolation, filtering and linearization. Analog to digital converters change analog voltage or current levels into digital values that computers can process.

Methods for Voltage Stability EnhancementRavi Anand

This document discusses various methods for enhancing voltage stability in power systems, including using lower power factor generators, capacitor banks, controlling transformer tap changers, undervoltage load shedding, coordination of protections and controls, control of network voltage and generator reactive output, use of FACTS devices, artificial neural networks, fuzzy logic, excitation control, booster transformers, phase shifting transformers, secondary voltage regulation, series capacitors, and must-run generation. It provides details on how each method can be implemented and their effectiveness.

Automation And Robotics Ravi Anand

ANALOG TO DIGITAL COMMUNICATION {MODULATION}Ravi Anand

8086Ravi Anand

Electrical Design of Transmission LineRavi Anand

8085 instruction set (detailed)Ravi Anand

The document describes the instruction set of the 8085 microprocessor. It is divided into 5 categories: data transfer instructions, arithmetic instructions, logical instructions, branching instructions, and control instructions. The data transfer instructions include MOV, MVI, LDA, STA, etc. to move data between registers and memory. The arithmetic instructions perform operations like addition, subtraction, increment, decrement. The logical instructions include AND, OR, XOR logical operations.

Microprocessor 8086 instructionsRavi Anand

The document describes the instruction set of the 8086 microprocessor. It discusses 6 types of instructions supported: 1) data transfer instructions, 2) arithmetic instructions, 3) logical instructions, 4) string manipulation instructions, 5) process control instructions, and 6) control transfer instructions. Details are provided on the various instructions under each type, including their mnemonics and functions.

8086 instructionsRavi Anand

Emmi (imp. question)Ravi Anand

This document contains an assignment with questions about electrical measurement instruments. It asks the student to describe the construction and working principles of thermocouple instruments, electrostatic and rectifier type instruments, single phase and three phase wattmeters, and single phase energy meters. It also asks the student to discuss errors and remedies in single phase wattmeters and energy meters, and derive the torque equations of single phase wattmeters and energy meters.

Cro (emmi) (3)Ravi Anand

The document discusses the cathode ray oscilloscope (CRO) and how it can be used as a voltmeter and ammeter by connecting it across components or measuring voltage drops across resistors. It explains how to read measurements from a CRO, such as measuring time period by multiplying the distance between cycles by the time base setting. Finally, it notes that the CRO can be used to study AC waveforms, with mains electricity in Europe operating at 50 Hz and the relationship between peak and RMS voltages.

Cro (emmi) (2)Ravi Anand

Cro (emmi) (1)Ravi Anand

This document discusses the cathode-ray oscilloscope (CRO), which is a versatile instrument used to observe and analyze waveforms by plotting amplitude over time. It describes the key components of a CRO, including the cathode-ray tube, vertical and horizontal amplifiers, time-base generator, and triggering circuit. The document provides details on how these components work together to display input signals on the CRT screen and enable measurements of amplitude, frequency, and phase. It also discusses some applications of CROs and covers topics like time-base generators, oscilloscope amplifiers, and the frequency response of CROs.

Ac Potentiometer (EMMI)Ravi Anand

Emec 1 questionRavi Anand

This document contains 20 multiple choice questions about electrical machines, including transformers, DC motors, and generators. The questions cover topics such as: how transformers work through inductive linkage between windings; why DC series motors must start under load; typical generation voltages; output waveforms from transformers driven by different input waveforms; characteristics of DC motor types like the armature magnetic field orientation; transformer voltage regulation points; effects of load on DC generator speed; phase angle differences between transformer windings; calculation of DC motor EMF; factors affecting DC motor torque; the purpose of commutators; effects of armature reaction and interpoles; load sharing between transformers; no load current phase relationship in transformers; and characteristics of hysteresis motors.

Emec 1 (5)Ravi Anand

data-acquisition-system-pptRavi Anand

Methods for Voltage Stability EnhancementRavi Anand

Automation And Robotics Ravi Anand

ANALOG TO DIGITAL COMMUNICATION {MODULATION}Ravi Anand

8086Ravi Anand

Electrical Design of Transmission LineRavi Anand

8085 instruction set (detailed)Ravi Anand

Microprocessor 8086 instructionsRavi Anand

8086 instructionsRavi Anand

Emmi (imp. question)Ravi Anand

Cro (emmi) (3)Ravi Anand

Cro (emmi) (2)Ravi Anand

Cro (emmi) (1)Ravi Anand

Ac Potentiometer (EMMI)Ravi Anand

Emec 1 questionRavi Anand

Emec 1 (5)Ravi Anand

Recently uploaded (20)

ML_Unit_V_RDC_ASSOCIATION AND DIMENSIONALITY REDUCTION.pdframeshwarchintamani

Construction Materials (Paints) in Civil EngineeringLavish Kashyap

This file will provide you information about various types of Paints in Civil Engineering field under Construction Materials. It will be very useful for all Civil Engineering students who wants to search about various Construction Materials used in Civil Engineering field. Paint is a vital construction material used for protecting surfaces and enhancing the aesthetic appeal of buildings and structures. It consists of several components, including pigments (for color), binders (to hold the pigment together), solvents or thinners (to adjust viscosity), and additives (to improve properties like durability and drying time). Paint is one of the material used in Civil Engineering field. It is especially used in final stages of construction project. Paint plays a dual role in construction: it protects building materials and contributes to the overall appearance and ambiance of a space.

Physical and Physic-Chemical Based Optimization Methods: A ReviewJournal of Soft Computing in Civil Engineering

Optimization techniques can be divided to two groups: Traditional or numerical methods and methods based on stochastic. The essential problem of the traditional methods, that by searching the ideal variables are found for the point that differential reaches zero, is staying in local optimum points, can not solving the non-linear non-convex problems with lots of constraints and variables, and needs other complex mathematical operations such as derivative. In order to satisfy the aforementioned problems, the scientists become interested on meta-heuristic optimization techniques, those are classified into two essential kinds, which are single and population-based solutions. The method does not require unique knowledge to the problem. By general knowledge the optimal solution can be achieved. The optimization methods based on population can be divided into 4 classes from inspiration point of view and physical based optimization methods is one of them. Physical based optimization algorithm: that the physical rules are used for updating the solutions are:, Lighting Attachment Procedure Optimization (LAPO), Gravitational Search Algorithm (GSA) Water Evaporation Optimization Algorithm, Multi-Verse Optimizer (MVO), Galaxy-based Search Algorithm (GbSA), Small-World Optimization Algorithm (SWOA), Black Hole (BH) algorithm, Ray Optimization (RO) algorithm, Artificial Chemical Reaction Optimization Algorithm (ACROA), Central Force Optimization (CFO) and Charged System Search (CSS) are some of physical methods. In this paper physical and physic-chemical phenomena based optimization methods are discuss and compare with other optimization methods. Some examples of these methods are shown and results compared with other well known methods. The physical phenomena based methods are shown reasonable results.

Automatic Quality Assessment for Speech and BeyondNU_I_TODALAB

Little Known Ways To 3 Best sites to Buy Linkedin Accounts.pdfgori42199

Agents chapter of Artificial intelligenceDebdeepMukherjee9

Machine Learning basics POWERPOINT PRESENETATIONDarrinBright1

Citizen Observatories to encourage more democratic data evidence-based decisi...Diego López-de-Ipiña González-de-Artaza

Citizen Observatories (COs) are innovative mechanisms to engage citizens in monitoring and addressing environmental and societal challenges. However, their effectiveness hinges on seamless data crowdsourcing, high-quality data analysis, and impactful data-driven decision-making. This paper validates how the GREENGAGE project enables and encourages the accomplishment of the Citizen Science Loop within COs, showcasing how its digital infrastructure and knowledge assets facilitate the co-production of thematic co-explorations. By systematically structuring the Citizen Science Loop—from problem identification to impact assessment—we demonstrate how GREENGAGE enhances data collection, analysis, and evidence exposition. For that, this paper illustrates how the GREENGAGE approach and associated technologies have been successfully applied at a university campus to conduct an air quality and public space suitability thematic co-exploration.

Control Methods of Noise Pollutions.pptxvvsasane

Working with USDOT UTCs: From Conception to ImplementationAlabama Transportation Assistance Program

The TRB AJE35 RIIM Coordination and Collaboration Subcommittee has organized a series of webinars focused on building coordination, collaboration, and cooperation across multiple groups. All webinars have been recorded and copies of the recording, transcripts, and slides are below. These resources are open-access following creative commons licensing agreements. The files may be found, organized by webinar date, below. The committee co-chairs would welcome any suggestions for future webinars. The support of the AASHTO RAC Coordination and Collaboration Task Force, the Council of University Transportation Centers, and AUTRI’s Alabama Transportation Assistance Program is gratefully acknowledged. This webinar overviews proven methods for collaborating with USDOT University Transportation Centers (UTCs), emphasizing state departments of transportation and other stakeholders. It will cover partnerships at all UTC stages, from the Notice of Funding Opportunity (NOFO) release through proposal development, research and implementation. Successful USDOT UTC research, education, workforce development, and technology transfer best practices will be highlighted. Dr. Larry Rilett, Director of the Auburn University Transportation Research Institute will moderate. For more information, visit: https://aub.ie/trbwebinars

hypermedia_system_revisit_roy_fielding .NABLAS株式会社

この資料は、Roy FieldingのREST論文（第5章）を振り返り、現代Webで誤解されがちなRESTの本質を解説しています。特に、ハイパーメディア制御やアプリケーション状態の管理に関する重要なポイントをわかりやすく紹介しています。 This presentation revisits Chapter 5 of Roy Fielding's PhD dissertation on REST, clarifying concepts that are often misunderstood in modern web design—such as hypermedia controls within representations and the role of hypermedia in managing application state.

22PCOAM16 ML Unit 3 Full notes PDF & QB.pdfGuru Nanak Technical Institutions

acid base ppt and their specific application in foodFatehatun Noor

OPTIMIZING DATA INTEROPERABILITY IN AGILE ORGANIZATIONS: INTEGRATING NONAKA’S...ijdmsjournal

Agile methodologies have transformed organizational management by prioritizing team autonomy and iterative learning cycles. However, these approaches often lack structured mechanisms for knowledge retention and interoperability, leading to fragmented decision-making, information silos, and strategic misalignment. This study proposes an alternative approach to knowledge management in Agile environments by integrating Ikujiro Nonaka and Hirotaka Takeuchi’s theory of knowledge creation— specifically the concept of Ba, a shared space where knowledge is created and validated—with Jürgen Habermas’s Theory of Communicative Action, which emphasizes deliberation as the foundation for trust and legitimacy in organizational decision-making. To operationalize this integration, we propose the Deliberative Permeability Metric (DPM), a diagnostic tool that evaluates knowledge flow and the deliberative foundation of organizational decisions, and the Communicative Rationality Cycle (CRC), a structured feedback model that extends the DPM, ensuring long-term adaptability and data governance. This model was applied at Livelo, a Brazilian loyalty program company, demonstrating that structured deliberation improves operational efficiency and reduces knowledge fragmentation. The findings indicate that institutionalizing deliberative processes strengthens knowledge interoperability, fostering a more resilient and adaptive approach to data governance in complex organizations.

SICPA: Fabien Keller - background introductionfabienklr

Environment .................................shadyozq9

How to Build a Desktop Weather Station Using ESP32 and E-ink DisplayCircuitDigest

Water Industry Process Automation & Control Monthly May 2025Water Industry Process Automation & Control

Welcome to the May 2025 edition of WIPAC Monthly celebrating the 14th anniversary of the WIPAC Group and WIPAC monthly. In this edition along with the usual news from around the industry we have three great articles for your contemplation Firstly from Michael Dooley we have a feature article about ammonia ion selective electrodes and their online applications Secondly we have an article from myself which highlights the increasing amount of wastewater monitoring and asks "what is the overall" strategy or are we installing monitoring for the sake of monitoring Lastly we have an article on data as a service for resilient utility operations and how it can be used effectively.

Jacob Murphy Australia - Excels In Optimizing Software ApplicationsJacob Murphy Australia

In the world of technology, Jacob Murphy Australia stands out as a Junior Software Engineer with a passion for innovation. Holding a Bachelor of Science in Computer Science from Columbia University, Jacob's forte lies in software engineering and object-oriented programming. As a Freelance Software Engineer, he excels in optimizing software applications to deliver exceptional user experiences and operational efficiency. Jacob thrives in collaborative environments, actively engaging in design and code reviews to ensure top-notch solutions. With a diverse skill set encompassing Java, C++, Python, and Agile methodologies, Jacob is poised to be a valuable asset to any software development team.

Personal Protective Efsgfgsffquipment.pptganjangbegu579

ML_Unit_V_RDC_ASSOCIATION AND DIMENSIONALITY REDUCTION.pdframeshwarchintamani

Construction Materials (Paints) in Civil EngineeringLavish Kashyap

Physical and Physic-Chemical Based Optimization Methods: A ReviewJournal of Soft Computing in Civil Engineering

Automatic Quality Assessment for Speech and BeyondNU_I_TODALAB

Little Known Ways To 3 Best sites to Buy Linkedin Accounts.pdfgori42199

Agents chapter of Artificial intelligenceDebdeepMukherjee9

Machine Learning basics POWERPOINT PRESENETATIONDarrinBright1

Citizen Observatories to encourage more democratic data evidence-based decisi...Diego López-de-Ipiña González-de-Artaza

Control Methods of Noise Pollutions.pptxvvsasane

Working with USDOT UTCs: From Conception to ImplementationAlabama Transportation Assistance Program

hypermedia_system_revisit_roy_fielding .NABLAS株式会社

22PCOAM16 ML Unit 3 Full notes PDF & QB.pdfGuru Nanak Technical Institutions

acid base ppt and their specific application in foodFatehatun Noor

OPTIMIZING DATA INTEROPERABILITY IN AGILE ORGANIZATIONS: INTEGRATING NONAKA’S...ijdmsjournal

SICPA: Fabien Keller - background introductionfabienklr

Environment .................................shadyozq9

How to Build a Desktop Weather Station Using ESP32 and E-ink DisplayCircuitDigest

Water Industry Process Automation & Control Monthly May 2025Water Industry Process Automation & Control

Jacob Murphy Australia - Excels In Optimizing Software ApplicationsJacob Murphy Australia

Personal Protective Efsgfgsffquipment.pptganjangbegu579

Microprocessor 8086 notes

7. The memory address in 8086 space can be viewed as a sequence of one million bytes in which any byte may contain an 8-bit data element and any two consecutive bytes may contain a 16-bit data element. There is no constraint on byte or word address boundaries. The address space is physically connected to a 16-bit data bus by dividing the address space into two 8-bit banks of up to 512K bytes each. One bank is connected to the lower half of the 16-bit data bus (D0 – D7) and contains even address bytes. i.e., when A0 bit is low, the bank is selected. The other bank is connected to the upper half of the data bus (D8 - D15) and contains odd address bytes. i.e., when A0 is high and BHE (Bus High Enable) is low, the odd bank is selected. A specific byte within each bank is selected by address lines A1-A19.

8. Data can be accessed from the memory in four different ways. Theyare:  8 - bit data from Lower (Even) address Bank.  8 - bit data from Higher (Odd) address Bank.  16 - bit data starting from Even Address.  16 - bit data starting from Odd Address. 8-bit data from Even address Bank Odd B ank Even Bank x + 1 x + 3 x + 5 x x + 2 x + 4 A1-A19 D 0-D 15 BH E = 1 D 8 -D 15 D 0-D 7 Fig. 8-bit Data Access from Even Address A 0 = 0 To access memory bytes from Even address, information is transferred over the lower half of the data bus (D0 - D7). The A0 is output LOW and BHE is output HIGH enabling only the even address bank. Higher Address Bank (512K x 8) BHE ODD Lower Address Bank (512K x 8) A0 EVEN A1-A19 Address Bus D8-D15 D0-D7 Data Bus (D0 - D15)

9. Example: Consider loading a byte of data into CH register (higher order 8-bits of CX register) from the memory location with an even address. The data will be accessed from the even bank via the (D0 - D7) DATA BUS. Although this data is transferred into the 8086 over the lower 8-bit lines, the 8086 automatically redirects the data to the higher 8-bits of its internal 16- bit data path and hence to the CH-register. This capability allows bytes input-output transfer via the AL register to access I/O device connected to either the upper half of the data bus or the lower half of the 16-bit data bus. 8-bit Data from Odd Address Bank To access memory byte from an odd address information, is transferred over the higher half of the data bus (D8 - D15). The BHE output low enables the upper memory bank. A0 is output high to disable the lower memory bank. It is illustrated in fig. 7 O d d B a n k E v e n B a n k 16-bit Data Access starting from Even -Address Odd Bank Even Bank x + 1 x + 3 x x + 2 A1-A19 D0-D15 D8-D15 BHE =0 D0-D7 A0 = 0 16-bit data from an even address is accessed in a single bus cycle. Address lines A1 - A19 select the appropriate byte within each bank. A0 low and BHE low enables both banks simultaneously. 16-bit Data Access starting from Odd Address A 16-bits word located at an odd address (two consecutive bytes with the least significant byte at an odd byte address) is accessed using two bus cycles. During the first bus cycle the lower byte (with the odd address 0005 as shown in fig.) is accessed. x + 1 x + 3 x x + 2 B H E = 0 A 0 = 1 A 1 -A 1 9 D 0 - D7 D 8 - D 1 5 D 0 -D 1 5

10. 0005 0007 0009 0004 0006 0008 A1-A19 A1-A9 D0-D7 D8-D15 0005 0007 0009 0004 0006 0008 A1-A19 A1-A9 D0-D7 D8-D15 Odd Bank Even Bank Odd Bank Even Bank (a) First Access f rom Odd Address (b) Next Access f rom Ev en Address During the second bus cycle, the upper byte (with the even address 0006H) is accessed. During the first bus cycle, A1 - A19 address bus specifies the address and A0 as 1 and BHE is low. Therefore the even memory bank is disabled and odd memory bank is enabled. During the second bus cycle, the address is incremented. Therefore A0 is zero and BHE is made high. The even memory bank is enabled and the odd memory bank is disabled.

Microprocessor 8086 notes

Recommended

More Related Content

What's hot (20)

Viewers also liked (6)

Similar to Microprocessor 8086 notes (20)

More from Ravi Anand (20)

Recently uploaded (20)

Microprocessor 8086 notes