SlideShare a Scribd company logo
EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman,
M.A Seenivasan,
VALLIAMMAI ENGINEERING COLLEGE
SRM Nagar, Kattankulathur – 603 203.
DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING
QUESTION BANK
SUBJECT : EC6703 – EMBEDDED AND REAL TIME SYSTEMS
SEM / YEAR: VII / IV year B.E.
EC6703EMBEDDED AND REAL TIME SYSTEMS
UNIT I –INTRODUCTION TO EMBEDDED COMPUTING AND ARM PROCESSORS
Complex systems and microprocessors– Embedded system design process –Design example: Model train controller-
Instruction sets preliminaries - ARM Processor – CPU: programming input and output- supervisor mode, exceptions and
traps – Co-processors- Memory system mechanisms – CPU performance- CPU power consumption.
PART A
Q.No Questions BT
Level
Domain
1. What is an embedded computer system? BTL 1 Remembering
2. Why microprocessor is used in embedded system? BTL 6 Creating
3. Mention the challenges in embedded computing system design. BTL 1 Remembering
4. Mention the reasons that makes embedded computing machines design difficult. BTL 1 Remembering
5. Illustrate the importance of design methodology. BTL3 Applying
6. Describe the major steps in embedded system design process. BTL 2 Understanding
7. State the major goals of embedded system design. BTL 1 Remembering
8. List the non-functional requirements of an Embedded Architecture. BTL 1 Remembering
9. Assess the characteristics of embedded computing. BTL 4 Analyzing
10. Compare the difference between the Harvard & Von-Neumann architecture? BTL 4 Analyzing
11. Evaluate the different types of relationships while designing an embedded system. BTL 5 Evaluating
12. List the functions of ARM processor in supervisor mode. BTL 1 Remembering
13. Investigate the significance of ARM Processor compared to other processors. BTL 6 Creating
14. Identify the various issues in real time computing. BTL 2 Understanding
15. Evaluate the purpose of current program status register (CPSR) and Z-bit. BTL 5 Evaluating
www.Vidyarthiplus.com
EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman,
M.A Seenivasan,
16. Discuss the addressing modes of C55x DSP. BTL 2 Understanding
17. Analyze the term procedure linkage. BTL 4 Analyzing
18. Demonstrate the key parameters of CISC and RISC. BTL3 Applying
19. Frame the parameters used to evaluate the CPU performance. BTL3 Applying
20. Interpret the functions of Co-Processor. BTL 2 Understanding
PART B
1. (i)Analyze in detail about the challenges in embedded computing system design.(8)
(ii)Find out how characters are copied from input to output using interrupts and
buffers with the help of a program segment. (8)
BTL 4 Analyzing
2. i)What are the parameters to be considered while designing an Embedded System
Process? (8)
ii) State the importance of Structural and Behavioral description in detail. (8)
BTL 1 Remembering
3. i) Draw the architecture of ARM processor. (8)
ii)List the various blocks of an Embedded System in detail (8)
BTL 1 Remembering
4. i) Mention the major levels of abstraction in design process for GPS moving map.(8)
ii) Write down the major operations and data flows of a GPS moving map and draw
its Architecture. (8)
BTL 1 Remembering
5. (i) Evaluate CPU performance. (6)
(ii)Determine various instruction set preliminaries. (10)
BTL 5 Evaluating
6. (i)Explain in detail about the characteristics of embedded computing applications.(8)
(ii)Explain in detail about supervisor mode, exception and traps. (8)
BTL4 Analyzing
7. (i)Explain about caches and memory management units. (10)
(ii) Analyze the concept of Pipelining. (6)
BTL 4 Analyzing
8. (i)Write the data operations of an ARM processor (8)
(ii)Sketch the advanced ARM Processor features in detail (8)
BTL1 Remembering
9. (i)Discuss with a simple system namely, a model train controller, how will you use
the UML to model systems? (8)
(ii).Summarize the operation of BL instruction; including the state of ARM registers
before and after its operations. (4)
(iii) Discuss how do you return an ARM procedure? (4)
BTL2 Understanding
10. i) Discuss about the CPU performance. (4)
Discuss in detail about Coprocessors. (12)
BTL2 Understanding
11. i)Demonstrate the operation of ARM processor. (8)
ii)Illustrate the advanced features of ARM Processor and explain (8)
BTL3 Applying
www.Vidyarthiplus.com
EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman,
M.A Seenivasan,
12. i) Design in detail a Model Train Controller with suitable diagrams. (8)
ii) Formulate its design steps. (8)
BTL6 Creating
13. i) Describe the performance of embedded computing systems.                                 (8) 
ii) Discuss about the special functions of VLIW processors.                                         (8) 
BTL2 Understanding
14. i)Illustrate the special features of CPU power consumption. (8)
ii) Demonstrate CPU Power consumption with the help of real time application (8).
BTL3 Applying
UNIT II EMBEDDED COMPUTING PLATFORM DESIGN
The CPU Bus-Memory devices and systems–Designing with computing platforms – consumer electronics
architecture – platform-level performance analysis - Components for embedded programs- Models of programs-
Assembly, linking and loading – compilation techniques- Program level performance analysis – Software
performance optimization – Program level energy and power analysis and optimization – Analysis and
optimization of program size- Program validation and testing.
PART A
Q.No Questions BT
Level
Domain
1. Illustrate the bus protocol especially, the four-cycle handshake? BTL 3 Applying
2. Define data flow graph. BTL 1 Remembering
3. Formulate the theory of CPU buses. BTL 6 Creating
4. List out the various compilation techniques. BTL 2 Understanding
5. Validate the basic principles of basic compilation techniques. BTL 5 Evaluating
6. Name any two techniques used to optimize execution time of program. BTL 1 Remembering
7. What does a linker do? BTL 1 Remembering
8. Mention the different types of data transfer in USB. BTL 1 Remembering
9. Find the limitation of polling techniques. BTL 3 Applying
10. What do you mean by Control Bus in CPU? BTL 4 Analyzing
11. Discuss the reason to use latches for constructing input ports. BTL 2 Understanding
12. Summarize the two ways used for performing input and output operations BTL 2 Understanding
13. Discuss about Busy Wait I/O Concept in polling. BTL 2 Understanding
14. Explain the important stages of DMA. BTL 4 Analyzing
www.Vidyarthiplus.com
EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman,
M.A Seenivasan,
15. Evaluate the importance of registers used in the DMA controller. BTL 5 Evaluating
16. Differentiate compiler and cross compiler. BTL 4 Analyzing
17. List the difference between program location counter and program counter. BTL 1 Remembering
18. Interpret the importance of Boot-block flash. BTL 4 Analyzing
19. Write note on assembler/interpreters for embedded systems. BTL 1 Remembering
20. Elaborate the function of I/O device. BTL 6 Creating
PART-B
1. i)Explain the building blocks for an Embedded System (4)
ii) Explain on how on chip memory management schemes can improve higher
speed process. (12)
BTL 4  Analyzing 
2. Describe about Memory devices with suitable examples. (16) BTL2  Understanding 
3. List any two factors which may be the cause for delay in peripheral interface (4)
ii) Briefly explain with neat diagrams on how DMA based processor can remove
delay for higher speed process. (12)
BTL 1  Remembering 
4. i) Discuss how component interfacing is done in embedded system in detail. (6)
ii) Describe the development environment of an embedded system with suitable
diagram? (10)
BTL2  Understanding 
 
5. With a suitable example, explain how debugging is carried out using debuggers &
compliers? (16)
BTL 1 
 
Remembering 
 
6. (i)Evaluate how Logic analyzer, In circuit Emulator and Co simulator are used as
debugging tools with examples. (12)
(ii) Justify the need of model of programs and Program design? (4)
BTL 5  Evaluating 
7. (i)Elaborate briefly about Assembly and Linking. (10)
(ii)Investigate the importance of program Validation and testing? (6)
BTL 6  Creating 
8. (i)Write about Basic compilation techniques. (8)
(ii) List the various debugging process. (8)
BTL 1  Remembering 
9. (i)Describe briefly on the memory management & mapping techniques that
enhance the efficiency of the processor. (16)
BTL 4  Analyzing 
10. Describe need for ICE, JTAG for embedded system development. (12)
Summarize the advantage of vectored addressing of stack? (4)
BTL2  Understanding 
11. Demonstrate the Model of Programs in detail. (8)
Illustrate about basic compilation techniques. (8)
BTL 3  Applying 
12. With a neat sketch explain the implementation of microprocessor/microcontroller
based electronic voting machine also give the method of testing the system.
Assume all other required relevant details. (16)
BTL 4 Analyzing
www.Vidyarthiplus.com
EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman,
M.A Seenivasan,
13. What do you mean by memory system interface with CPU? Explain with
examples. (16)
BTL 1  Remembering
14. (i)Illustrate with necessary diagrams about the design pattern, loop transformation
and scheduling. (10)
(ii) Frame the key features of clear box testing. (6)
BTL 3 Applying
UNIT III PROCESSES AND OPERATING SYSTEMS
Introduction – Multiple tasks and multiple processes – Multirate systems- Preemptive real-time operating systems-
Priority based scheduling- Interprocess communication mechanisms – Evaluating operating system performance- power
optimization strategies for processes – Example Real time operating systems-POSIX-Windows CE.
PART A
Q.No Questions BT
Level
Domain
1. Define process in RTOS. BTL 1 Remembering
2. Compare between a process and thread. BTL 4 Analyzing
3. Differentiate between initiation time and completion time BTL4 Analyzing
4. Summarize the essential criteria’s of rate monolithic scheduling. BTL 2 Understanding
5. Describe context switching briefly. BTL2 Understanding
6. What do you mean by time quantum? BTL 1 Remembering
7. Summarize the various scheduling states of a process. BTL 2 Understanding
8. Investigate the organization of scheduling policy. BTL6 Creating
9. How to compute the CPU utilization of the system. BTL 3 Applying
10. Define rate monolithic scheduling BTL1 Remembering
11. State the two ways of assigning priority to a process. BTL1 Remembering
12. Evaluate the communication among processes which runs at different rates. BTL 5 Evaluating
13. Define power management policy. BTL 1 Remembering
14. Explain multi-processing systems. BTL 4 Analyzing
15. Determine the important characteristics of Multitasking. BTL5 Evaluating
16. Design a hard real-time operating system with an example. BTL 6 Creating
17. Illustrate the principle of multi rate embedded system by quoting three examples BTL3 Applying
18. Give examples of blocking and Non-blocking inter process communication BTL 2 Understanding
www.Vidyarthiplus.com
EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman,
M.A Seenivasan,
19. What is response time? BTL 1 Remembering
20. Frame the two different styles used for inter process communication. BTL 3 Applying
PART –B
1. i)Compare RMS versus EDF. (8)
ii) Explain about Windows CE with a neat diagram. (8)
BTL 4 Analyzing
2. i) Discuss the strategies behind running periodic processes. (8)
ii) Describe process state and scheduling. (8)
BTL2 Understanding
3. i) Explain preemptive real time operating systems in detail. (8)
ii) Analyze the special characteristics of Processes and Internet with the help of a
suitable diagrams. (8)
BTL4 Analyzing
4. i) Outline about priority based scheduling in detail. (8)
ii) Explain with the help of an example that the knowledge of data dependencies
can help use the CPU more efficiently. (8)
BTL4 Analyzing
5. Describe in detail about the inter process communication mechanism
(i) Shared Memory communication (4)
(ii) Message passing (4)
(iii)Signals (4)
(iv)Mailboxes (4)
BTL 2 Understanding
6. i)Enumerate the context switch mechanism for moving the CPU from one
executing process to another (8)
ii) State how the Kernel determines the order of the processes which has to be
executed. (8)
BTL 1 Remembering
7. i)Evaluate operating system performance in detail. (8)
ii) Justify the statement “Many Real Time Systems have been designed based on
the assumption that there is no cache present, even though one actually exists.” (8)
BTL5 Evaluating
8. i) Demonstrate in detail about power optimization strategies for CPU operation. (8)
ii) Illustrate how the Predictive shut down technique proved itself as more
sophisticated. (8)
BTL3 Applying
9. .(i)Enumerate why an automobile engine requires multirate control (4)
(ii) Recall the performance of the Earliest – Deadline – First scheduling with
other scheduling algorithms with suitable example. (12)
BTL 1 Remembering
10. (i)What is Real time operating system? (4)
(ii) Mention the special features of POSIX with neat diagram. (12)
BTL1 Remembering
www.Vidyarthiplus.com
EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman,
M.A Seenivasan,
11. i)Summarize the services of operating system in handling multiple tasks and
multiple processes. (8)
ii) Outline the features of preemptive execution with the help of a sequence
diagram. (8)
BTL2 Understanding
12. i) Investigate this statement with the help of an example. “The timing requirements
on a set of process can strongly influence the type of appropriate scheduling”. (8)
ii) Why do we create a critical section using semaphores in operating system? (8)
BTL6 Creating
13. (i) Illustrate an approach to cooperative multitasking in the PIC16F with
the help of a program. What would happen if we put the tasks into
Time Handler? (12)
(ii) Examine about CPU usage metrics. (4)
BTL3 Applying
14. (i) Mention in detail about Shared Resources. (8)
(ii) Recognize the ARM atomic read/write operation in detail
with the help of an example (8)
BTL1 Remembering
UNIT-4 SYSTEM DESIGN TECHNIQUES AND NETWORKS
Design methodologies- Design flows - Requirement Analysis – Specifications- System analysis and architecture design –
Quality Assurance techniques- Distributed embedded systems – MPSoCs and shared memory multiprocessors.
PART A
Q.No Questions BT
Level
Domain
1. List the OSI layers from lowest to highest level of abstraction. BTL 1 Remembering
2. What is a distributed embedded architecture? BTL 1 Remembering
3. Assess the 2 different approaches for designing an embedded system? BTL 4 Analyzing
4. State the advantages of network based design. BTL1 Remembering
5. Evaluate the issues in hardware and software design for an embedded system. BTL 5 Evaluating
6. Describe the merits of embedded distributed architecture? BTL 2 Understanding
7. Illustrate the main stages of a design flow of an Embedded System. BTL 3 Applying
8. Define I2
C bus. BTL 1 Remembering
9. Describe the special characteristics of a CRC card BTL2 Understanding
10. Mention the networks for distributed embedded systems. BTL 1 Remembering
11. Distinguish multistage network from direct network. BTL2 Understanding
12. Determine the use of exponential back off technique. BTL 5 Evaluating
13. Define message delay. BTL1 Remembering
14. Discriminate single hop network from multi hop network. BTL4 Analyzing
www.Vidyarthiplus.com
EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman,
M.A Seenivasan,
15. Illustrate some internet enabled embedded systems. BTL 3 Applying
16. Formulate various design methodologies. BTL 6 Creating
17. Summarize the issues in hardware and software design for an embedded system. BTL 2 Understanding
18. Explain the advantages of hardware implementations. BTL 4 Analyzing
19. Illustrate the specifications of a good requirement analysis. BTL3 Applying
20. Why we Prefer shared memory multiprocessor? BTL 6 Creating
PART B
1. Explain in detail about
I) MPSoCs (8)
II) Shared memory multiprocessor. (8)
BTL 4 Analyzing
2.
i) Explain the design methodology of an embedded computing system in detail. (8)
ii) Analyze the features of SDL Specification language with suitable diagrams. (8)
BTL 4 Analyzing
3. i) Give the examples of the component networks in a federated network for an
automobile. (8)
ii) Discuss a problem that led to the loss of Unmanned Martian space probe. (8)
BTL 2 Understanding
4. Discuss in detail about
i) CAN Bus. (8)
ii)I2
C Bus. (8)
BTL 4 Analyzing
5. i) Enumerate about Internet enabled Systems in detail. (8)
ii)Mention the requirements needed to design an embedded system and how to
determine them (8)
BTL1 Remembering
6. i)With a neat diagram, describe the typical bus transactions on the I2
C Protocol. (8)
ii) Discuss the role of distributed embedded architecture available for embedded
systems. (8)
BTL2 Understanding
7. Discuss in detail about
i) Characteristics of distributed embedded System. (8)
ii)Architecture of Distributed Embedded System with neat sketches. (8)
BTL2 Understanding
8. (i)State in detail about CAN bus protocol and Ethernet with necessary diagrams?
(8)
(ii) List the characteristics of high performance embedded platforms which act as
heterogeneous multiprocessors.
BTL 1
BTL 1
Remembering
Remembering
9. i)  Demonstrate the operation of Ethernet enabled system. With a suitable example.
(8)
ii)Illustrate scheduling and allocation in an accelerated embedded system with an
help of suitable diagrams. (8) 
BTL3 Applying
www.Vidyarthiplus.com
EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman,
M.A Seenivasan,
10. i) Demonstrate the single threaded and multithreaded control of an accelerator in
the embedded system design. (8)
ii) Illustrate about the cache problem in a system involving an accelerator and
suggest a method to overcome it. (8)
BTL3 Applying
11. List
i) The key features of Accelerated based embedded system. (8)
ii) Characteristics of network based Embedded Systems in detail. (8)
BTL1 Remembering
12. i) Justify how Poor Specifications can lead to Poor Quality Code. (8)
ii) Evaluate whether the aspects of a Poorly constructed specification necessarily
lead to Bad Software. (8)
BTL 5 Evaluate
13. i) Propose a method for understanding the architectural design of a complex
systems by using CRC Cards. (12)
ii) Elaborate the important criterions that can be considered for design reviews in
Quality Assurance process. (4)
BTL6 Creating
14. Observe in detail about Quality Assurance Process using the following
i)Quality Assurance Techniques (8)
ii) Verifying the Specifications (8)
BTL1 Remembering
UNIT V CASE STUDY
Data compressor - Alarm Clock - Audio player - Software modem-Digital still camera - Telephone
answering machine-Engine control unit – Video accelerator.
PART A
Q.No Questions BT
Level
Competence
1. Which kind of modulation is used in software modem? BTL 1 Remembering
2. Draw the block diagram of FSK detection Scheme in MODEM? BTL 1 Remembering
3. What is the specification language give an example? BTL 1 Remembering
4. Justify the advantages of software implementations. BTL 5 Evaluating
5. Evaluate the UML diagram for Data Compressor. BTL5 Evaluating
6. Define flush in data compressor. BTL 1 Remembering
7. Summarize the New symbol Table. BTL2 Understanding
8. Outline the state diagram of encoding behavior. BTL 1 Remembering
www.Vidyarthiplus.com
EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman,
M.A Seenivasan,
9. Outline the state diagram of insert behavior. BTL 4 Analyzing
10. Identify the advantages of Software modem? BTL 2 Understanding
11. Analyze four cycle handshake signals. BTL 2 Understanding
12. Analyze the class diagram for alarm clock. BTL4 Analyzing
13. Draw the brayer pattern of color image. BTL 1 Remembering
14. Propose the architecture of digital still camera? BTL 6 Creating
15. Illustrate the role of ADPCM scheme in Telephone answering machine
with a neat diagram.
BTL 3 Applying
16. Elaborate the functions of digital camera. BTL 6 Creating
17. Find out the need of block motion Estimation. BTL3 Applying
18. Identify release time. BTL 4 Analyzing
19. Justify which compression technique is used for telephone answering
machine.
BTL3 Applying
20. Describe about White balance. BTL 2 Understanding
PART-B
1. Evaluate in detail the principle operation of software modem. (16) BTL 5 Evaluating
2. List the features of PDA and data compressor in detail. (16) BTL 1 Remembering
3. Demonstrate in detail about Design Example of Alarm Clock? (16) BTL 3 Applying
4. Briefly Explain the working of audio player in detail. (16) BTL 1 Remembering
5. How will you design a application for Automatic chocolate vending
machine in detail (16)
BTL 4 Analyzing
6. Describe the following design stages used in the working of telephone
answering machine in detail.
i)Theory of operations and requirements. (4)
ii)Specification (4)
iii)System Architecture (4)
iv)Component designing and testing (2)
v)System integration and testing (2)
BTL 2 Understanding
7. Develop the working of Engine control unit in detail.
i)Theory of operations and requirements. (4)
ii)Specification (4)
iii)System Architecture (4)
iv)Component designing and testing (2)
v)System integration and testing (2)
BTL 6 Creating
www.Vidyarthiplus.com
EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman,
M.A Seenivasan,
8. Explain the working of video accelerator in detail.
i)Theory of operations and requirements. (4)
ii)Specification (4)
iii)System Architecture (4)
iv)Component designing and testing (2)
v)System integration and testing (2)
BTL 4 Analyzing
9. Draw the state diagram of Recording and playback message behavior.
i)Theory of operations and requirements. (4)
ii)Specification (4)
iii)System Architecture (4)
iv)Component designing and testing (2)
v)System integration and testing (2)
BTL1 Remembering
10. Summarize the sequence diagram of taking picture with digital still
camera.
i)Theory of operations and requirements. (4)
ii)Specification (4)
iii)System Architecture (4)
iv)Component designing and testing (2)
v)System integration and testing (2)
BTL2 Understanding
11. Analyze the Hardware and Software design for Set-Top Box.
i)Theory of operations and requirements. (4)
ii)Specification (4)
iii)System Architecture (4)
iv)Component designing and testing (2)
v)System integration and testing (2)
BTL 4 Analyzing
12. Discuss about the design of Data compressor and System on Silicon.
i)Theory of operations and requirements. (4)
ii)Specification (4)
iii)System Architecture (4)
iv)Component designing and testing (2)
v)System integration and testing (2)
BTL2 Understanding
13. Write shorts notes on the following (8)
i)Data Compressor
ii)Software Modem (8)
BTL 1 Remembering
14. Explain the FOSS tools for embedded system development (8)
Explain the Hardware and Software Co design (8)
BTL 4 Analyzing
www.Vidyarthiplus.com
EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman,
M.A Seenivasan,
www.Vidyarthiplus.com
Ad

More Related Content

What's hot (19)

Design and Fabrication of 4-bit processor
Design and Fabrication of  4-bit processorDesign and Fabrication of  4-bit processor
Design and Fabrication of 4-bit processor
Priyatham Bollimpalli
 
Unit III ARM Interface and ARM Programming
Unit III ARM Interface and ARM Programming Unit III ARM Interface and ARM Programming
Unit III ARM Interface and ARM Programming
Dr. Pankaj Zope
 
EC6703 unit-4
EC6703 unit-4EC6703 unit-4
EC6703 unit-4
RajalakshmiSermadurai
 
Embedded system (Chapter 2) part A
Embedded system (Chapter 2) part AEmbedded system (Chapter 2) part A
Embedded system (Chapter 2) part A
Ikhwan_Fakrudin
 
20838382 microprocessor-8085-notes
20838382 microprocessor-8085-notes20838382 microprocessor-8085-notes
20838382 microprocessor-8085-notes
Manikanteswar Madala
 
Applications - embedded systems
Applications - embedded systemsApplications - embedded systems
Applications - embedded systems
Dr.YNM
 
microprocessor
   microprocessor   microprocessor
microprocessor
ATTO RATHORE
 
Lecture12 13 15936-timing-diagram
Lecture12 13 15936-timing-diagramLecture12 13 15936-timing-diagram
Lecture12 13 15936-timing-diagram
riyasekaran
 
UNIT-II CPLD & FPGA Architectures and Applications
UNIT-II CPLD & FPGA  Architectures   and ApplicationsUNIT-II CPLD & FPGA  Architectures   and Applications
UNIT-II CPLD & FPGA Architectures and Applications
Dr.YNM
 
Mechatronics ME8791
Mechatronics ME8791 Mechatronics ME8791
Mechatronics ME8791
DrPETERPRAKASH
 
Office Security System
Office Security SystemOffice Security System
Office Security System
IJMER
 
4bit PC report
4bit PC report4bit PC report
4bit PC report
tanvin
 
16-bit Microprocessor Design (2005)
16-bit Microprocessor Design (2005)16-bit Microprocessor Design (2005)
16-bit Microprocessor Design (2005)
Susam Pal
 
Lecture 11
Lecture 11Lecture 11
Lecture 11
RahulRathi94
 
Embedded Systems (18EC62) - ARM - 32-Bit Microcontroller (Module 1)
Embedded Systems (18EC62) - ARM - 32-Bit Microcontroller (Module 1)Embedded Systems (18EC62) - ARM - 32-Bit Microcontroller (Module 1)
Embedded Systems (18EC62) - ARM - 32-Bit Microcontroller (Module 1)
Shrishail Bhat
 
Session 08 - PLC Programming Introduction
Session 08 - PLC Programming IntroductionSession 08 - PLC Programming Introduction
Session 08 - PLC Programming Introduction
VidyaIA
 
Presentation_Final
Presentation_FinalPresentation_Final
Presentation_Final
Priyanka Goswami
 
Embedded Systems (18EC62) - ARM Cortex-M3 Instruction Set and Programming (Mo...
Embedded Systems (18EC62) - ARM Cortex-M3 Instruction Set and Programming (Mo...Embedded Systems (18EC62) - ARM Cortex-M3 Instruction Set and Programming (Mo...
Embedded Systems (18EC62) - ARM Cortex-M3 Instruction Set and Programming (Mo...
Shrishail Bhat
 
Fpga implementation of a functional microcontroller
Fpga implementation of a functional microcontrollerFpga implementation of a functional microcontroller
Fpga implementation of a functional microcontroller
eSAT Publishing House
 
Design and Fabrication of 4-bit processor
Design and Fabrication of  4-bit processorDesign and Fabrication of  4-bit processor
Design and Fabrication of 4-bit processor
Priyatham Bollimpalli
 
Unit III ARM Interface and ARM Programming
Unit III ARM Interface and ARM Programming Unit III ARM Interface and ARM Programming
Unit III ARM Interface and ARM Programming
Dr. Pankaj Zope
 
Embedded system (Chapter 2) part A
Embedded system (Chapter 2) part AEmbedded system (Chapter 2) part A
Embedded system (Chapter 2) part A
Ikhwan_Fakrudin
 
20838382 microprocessor-8085-notes
20838382 microprocessor-8085-notes20838382 microprocessor-8085-notes
20838382 microprocessor-8085-notes
Manikanteswar Madala
 
Applications - embedded systems
Applications - embedded systemsApplications - embedded systems
Applications - embedded systems
Dr.YNM
 
Lecture12 13 15936-timing-diagram
Lecture12 13 15936-timing-diagramLecture12 13 15936-timing-diagram
Lecture12 13 15936-timing-diagram
riyasekaran
 
UNIT-II CPLD & FPGA Architectures and Applications
UNIT-II CPLD & FPGA  Architectures   and ApplicationsUNIT-II CPLD & FPGA  Architectures   and Applications
UNIT-II CPLD & FPGA Architectures and Applications
Dr.YNM
 
Office Security System
Office Security SystemOffice Security System
Office Security System
IJMER
 
4bit PC report
4bit PC report4bit PC report
4bit PC report
tanvin
 
16-bit Microprocessor Design (2005)
16-bit Microprocessor Design (2005)16-bit Microprocessor Design (2005)
16-bit Microprocessor Design (2005)
Susam Pal
 
Embedded Systems (18EC62) - ARM - 32-Bit Microcontroller (Module 1)
Embedded Systems (18EC62) - ARM - 32-Bit Microcontroller (Module 1)Embedded Systems (18EC62) - ARM - 32-Bit Microcontroller (Module 1)
Embedded Systems (18EC62) - ARM - 32-Bit Microcontroller (Module 1)
Shrishail Bhat
 
Session 08 - PLC Programming Introduction
Session 08 - PLC Programming IntroductionSession 08 - PLC Programming Introduction
Session 08 - PLC Programming Introduction
VidyaIA
 
Embedded Systems (18EC62) - ARM Cortex-M3 Instruction Set and Programming (Mo...
Embedded Systems (18EC62) - ARM Cortex-M3 Instruction Set and Programming (Mo...Embedded Systems (18EC62) - ARM Cortex-M3 Instruction Set and Programming (Mo...
Embedded Systems (18EC62) - ARM Cortex-M3 Instruction Set and Programming (Mo...
Shrishail Bhat
 
Fpga implementation of a functional microcontroller
Fpga implementation of a functional microcontrollerFpga implementation of a functional microcontroller
Fpga implementation of a functional microcontroller
eSAT Publishing House
 

Similar to Ec6703 embedded and real time systems(1) (20)

Ec8791 model new
Ec8791 model newEc8791 model new
Ec8791 model new
VenkateshKumar708402
 
Ec8791 model
Ec8791 modelEc8791 model
Ec8791 model
VenkateshKumar708402
 
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
IJCER (www.ijceronline.com) International Journal of computational Engineerin...IJCER (www.ijceronline.com) International Journal of computational Engineerin...
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
ijceronline
 
Es 2 mark
Es 2 markEs 2 mark
Es 2 mark
erchandru
 
Co question bank.docx (1)
Co question bank.docx (1)Co question bank.docx (1)
Co question bank.docx (1)
Vijayaraghavan Aravamuthan
 
cs8080-information-retrieval-techniques.pdf
cs8080-information-retrieval-techniques.pdfcs8080-information-retrieval-techniques.pdf
cs8080-information-retrieval-techniques.pdf
SaraVanan818501
 
Smu msc it spring 2014 solved assignments
Smu msc it spring 2014 solved assignmentsSmu msc it spring 2014 solved assignments
Smu msc it spring 2014 solved assignments
smumbahelp
 
Microcontroller pic 16f877 architecture and basics
Microcontroller pic 16f877 architecture and basicsMicrocontroller pic 16f877 architecture and basics
Microcontroller pic 16f877 architecture and basics
Nilesh Bhaskarrao Bahadure
 
Me6010 robotics
Me6010 roboticsMe6010 robotics
Me6010 robotics
gowrisankar32
 
Question bank 15cs34 co
Question bank 15cs34  coQuestion bank 15cs34  co
Question bank 15cs34 co
anandgudnavar
 
IRJET- Design of Low Power 32- Bit RISC Processor using Verilog HDL
IRJET-  	  Design of Low Power 32- Bit RISC Processor using Verilog HDLIRJET-  	  Design of Low Power 32- Bit RISC Processor using Verilog HDL
IRJET- Design of Low Power 32- Bit RISC Processor using Verilog HDL
IRJET Journal
 
qb_iar.pdfrobotics and automation question bank
qb_iar.pdfrobotics and automation question bankqb_iar.pdfrobotics and automation question bank
qb_iar.pdfrobotics and automation question bank
ssuser672f82
 
A 64-Bit RISC Processor Design and Implementation Using VHDL
A 64-Bit RISC Processor Design and Implementation Using VHDL A 64-Bit RISC Processor Design and Implementation Using VHDL
A 64-Bit RISC Processor Design and Implementation Using VHDL
Andrew Yoila
 
Cs8591 qb
Cs8591 qbCs8591 qb
Cs8591 qb
mcjayaprasanna8
 
Cs8251 faq1
Cs8251 faq1Cs8251 faq1
Cs8251 faq1
tamilvanan76
 
IBM: Introduction to the Cell Broadband Engine Architecture
IBM: Introduction to the Cell Broadband Engine ArchitectureIBM: Introduction to the Cell Broadband Engine Architecture
IBM: Introduction to the Cell Broadband Engine Architecture
Slide_N
 
Design and development of a 5-stage Pipelined RISC processor based on MIPS
Design and development of a 5-stage Pipelined RISC processor based on MIPSDesign and development of a 5-stage Pipelined RISC processor based on MIPS
Design and development of a 5-stage Pipelined RISC processor based on MIPS
IRJET Journal
 
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORSA REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
IRJET Journal
 
171905 2171903-cam
171905 2171903-cam171905 2171903-cam
171905 2171903-cam
ddkundaliya
 
Simulation and Modelling of 3-Floor Elevator System using PLC
Simulation and Modelling of 3-Floor Elevator System using PLCSimulation and Modelling of 3-Floor Elevator System using PLC
Simulation and Modelling of 3-Floor Elevator System using PLC
IRJET Journal
 
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
IJCER (www.ijceronline.com) International Journal of computational Engineerin...IJCER (www.ijceronline.com) International Journal of computational Engineerin...
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
ijceronline
 
cs8080-information-retrieval-techniques.pdf
cs8080-information-retrieval-techniques.pdfcs8080-information-retrieval-techniques.pdf
cs8080-information-retrieval-techniques.pdf
SaraVanan818501
 
Smu msc it spring 2014 solved assignments
Smu msc it spring 2014 solved assignmentsSmu msc it spring 2014 solved assignments
Smu msc it spring 2014 solved assignments
smumbahelp
 
Microcontroller pic 16f877 architecture and basics
Microcontroller pic 16f877 architecture and basicsMicrocontroller pic 16f877 architecture and basics
Microcontroller pic 16f877 architecture and basics
Nilesh Bhaskarrao Bahadure
 
Question bank 15cs34 co
Question bank 15cs34  coQuestion bank 15cs34  co
Question bank 15cs34 co
anandgudnavar
 
IRJET- Design of Low Power 32- Bit RISC Processor using Verilog HDL
IRJET-  	  Design of Low Power 32- Bit RISC Processor using Verilog HDLIRJET-  	  Design of Low Power 32- Bit RISC Processor using Verilog HDL
IRJET- Design of Low Power 32- Bit RISC Processor using Verilog HDL
IRJET Journal
 
qb_iar.pdfrobotics and automation question bank
qb_iar.pdfrobotics and automation question bankqb_iar.pdfrobotics and automation question bank
qb_iar.pdfrobotics and automation question bank
ssuser672f82
 
A 64-Bit RISC Processor Design and Implementation Using VHDL
A 64-Bit RISC Processor Design and Implementation Using VHDL A 64-Bit RISC Processor Design and Implementation Using VHDL
A 64-Bit RISC Processor Design and Implementation Using VHDL
Andrew Yoila
 
IBM: Introduction to the Cell Broadband Engine Architecture
IBM: Introduction to the Cell Broadband Engine ArchitectureIBM: Introduction to the Cell Broadband Engine Architecture
IBM: Introduction to the Cell Broadband Engine Architecture
Slide_N
 
Design and development of a 5-stage Pipelined RISC processor based on MIPS
Design and development of a 5-stage Pipelined RISC processor based on MIPSDesign and development of a 5-stage Pipelined RISC processor based on MIPS
Design and development of a 5-stage Pipelined RISC processor based on MIPS
IRJET Journal
 
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORSA REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
IRJET Journal
 
171905 2171903-cam
171905 2171903-cam171905 2171903-cam
171905 2171903-cam
ddkundaliya
 
Simulation and Modelling of 3-Floor Elevator System using PLC
Simulation and Modelling of 3-Floor Elevator System using PLCSimulation and Modelling of 3-Floor Elevator System using PLC
Simulation and Modelling of 3-Floor Elevator System using PLC
IRJET Journal
 
Ad

Recently uploaded (20)

GCF - Our added Value in Cosmetics & Fragrances sector 0525.pdf
GCF - Our added Value in Cosmetics & Fragrances sector 0525.pdfGCF - Our added Value in Cosmetics & Fragrances sector 0525.pdf
GCF - Our added Value in Cosmetics & Fragrances sector 0525.pdf
dianepioux1
 
Our added value in Software & financial services sector 0525.pdf
Our added value in Software & financial services sector 0525.pdfOur added value in Software & financial services sector 0525.pdf
Our added value in Software & financial services sector 0525.pdf
dpioux
 
GCF - Our added Value in Cosmetics & Fragrances sector 0425.pdf
GCF - Our added Value in Cosmetics & Fragrances sector 0425.pdfGCF - Our added Value in Cosmetics & Fragrances sector 0425.pdf
GCF - Our added Value in Cosmetics & Fragrances sector 0425.pdf
hkmd5mqzjb
 
Our added value in Software & financial services sector 0525.pdf
Our added value in Software & financial services sector 0525.pdfOur added value in Software & financial services sector 0525.pdf
Our added value in Software & financial services sector 0525.pdf
dianepioux1
 
Ethereum's Market Value Soars Through JQRBT-Level Growth, Overtaking Major Co...
Ethereum's Market Value Soars Through JQRBT-Level Growth, Overtaking Major Co...Ethereum's Market Value Soars Through JQRBT-Level Growth, Overtaking Major Co...
Ethereum's Market Value Soars Through JQRBT-Level Growth, Overtaking Major Co...
jqrbt
 
How i get hook up with a wealthy sugar mummy is Malaysia in Kuala Lumpur
How i get hook up with a wealthy sugar mummy is Malaysia in Kuala LumpurHow i get hook up with a wealthy sugar mummy is Malaysia in Kuala Lumpur
How i get hook up with a wealthy sugar mummy is Malaysia in Kuala Lumpur
aziziaziziooo430
 
GCF - Our added value in Media, Culture & Entertainment sector 0525.pdf
GCF - Our added value in Media, Culture & Entertainment sector 0525.pdfGCF - Our added value in Media, Culture & Entertainment sector 0525.pdf
GCF - Our added value in Media, Culture & Entertainment sector 0525.pdf
dianepioux1
 
Poonawalla Fincorp Merging AI and Ethics in Debt Recovery.pdf
Poonawalla Fincorp Merging AI and Ethics in Debt Recovery.pdfPoonawalla Fincorp Merging AI and Ethics in Debt Recovery.pdf
Poonawalla Fincorp Merging AI and Ethics in Debt Recovery.pdf
Vighnesh Shashtri
 
FM_Chapter 4ojdfhgihesrbgkjrsbgkjrhbgfkjerhgfberkjgfu
FM_Chapter 4ojdfhgihesrbgkjrsbgkjrhbgfkjerhgfberkjgfuFM_Chapter 4ojdfhgihesrbgkjrsbgkjrhbgfkjerhgfberkjgfu
FM_Chapter 4ojdfhgihesrbgkjrsbgkjrhbgfkjerhgfberkjgfu
AryaJain63
 
GCF - Master Presentation - UK - 0525.pdf
GCF - Master Presentation - UK - 0525.pdfGCF - Master Presentation - UK - 0525.pdf
GCF - Master Presentation - UK - 0525.pdf
hkmd5mqzjb
 
Weekly Regional & Global Insights (1 - 8 May 2025)
Weekly Regional & Global Insights (1 - 8 May 2025)Weekly Regional & Global Insights (1 - 8 May 2025)
Weekly Regional & Global Insights (1 - 8 May 2025)
Maher Itani
 
GCF - Master Presentation Fundraising - UK - 0525.pdf
GCF - Master Presentation Fundraising - UK - 0525.pdfGCF - Master Presentation Fundraising - UK - 0525.pdf
GCF - Master Presentation Fundraising - UK - 0525.pdf
hkmd5mqzjb
 
Our added value in Software & financial services sector 0525.pdf
Our added value in Software & financial services sector 0525.pdfOur added value in Software & financial services sector 0525.pdf
Our added value in Software & financial services sector 0525.pdf
hkmd5mqzjb
 
FESE Capital Markets Fact Sheet 2025 Q1.pdf
FESE Capital Markets Fact Sheet 2025 Q1.pdfFESE Capital Markets Fact Sheet 2025 Q1.pdf
FESE Capital Markets Fact Sheet 2025 Q1.pdf
secretariat4
 
Trumps-Tariffs-and-UK-Pensions-7.5.25.pdf
Trumps-Tariffs-and-UK-Pensions-7.5.25.pdfTrumps-Tariffs-and-UK-Pensions-7.5.25.pdf
Trumps-Tariffs-and-UK-Pensions-7.5.25.pdf
Henry Tapper
 
VSLA Methodology Training 2024 - Copy.ppt
VSLA Methodology Training 2024 - Copy.pptVSLA Methodology Training 2024 - Copy.ppt
VSLA Methodology Training 2024 - Copy.ppt
wodajodagim
 
Telegraph - 'Rachel Reeves paves way for Dutch-style pensions' May 2025 2.docx
Telegraph - 'Rachel Reeves paves way for Dutch-style pensions' May 2025 2.docxTelegraph - 'Rachel Reeves paves way for Dutch-style pensions' May 2025 2.docx
Telegraph - 'Rachel Reeves paves way for Dutch-style pensions' May 2025 2.docx
Henry Tapper
 
GCF - Our added value in F&B sector 0525.pdf
GCF - Our added value in F&B sector 0525.pdfGCF - Our added value in F&B sector 0525.pdf
GCF - Our added value in F&B sector 0525.pdf
dianepioux1
 
OAT_RI_Ep31 WeighingTheRisks_Apr25_Financials.pptx
OAT_RI_Ep31 WeighingTheRisks_Apr25_Financials.pptxOAT_RI_Ep31 WeighingTheRisks_Apr25_Financials.pptx
OAT_RI_Ep31 WeighingTheRisks_Apr25_Financials.pptx
hiddenlevers
 
GCF - Master Presentation Buyside - UK - 0525 - GCF.pdf
GCF - Master Presentation Buyside - UK - 0525 - GCF.pdfGCF - Master Presentation Buyside - UK - 0525 - GCF.pdf
GCF - Master Presentation Buyside - UK - 0525 - GCF.pdf
hkmd5mqzjb
 
GCF - Our added Value in Cosmetics & Fragrances sector 0525.pdf
GCF - Our added Value in Cosmetics & Fragrances sector 0525.pdfGCF - Our added Value in Cosmetics & Fragrances sector 0525.pdf
GCF - Our added Value in Cosmetics & Fragrances sector 0525.pdf
dianepioux1
 
Our added value in Software & financial services sector 0525.pdf
Our added value in Software & financial services sector 0525.pdfOur added value in Software & financial services sector 0525.pdf
Our added value in Software & financial services sector 0525.pdf
dpioux
 
GCF - Our added Value in Cosmetics & Fragrances sector 0425.pdf
GCF - Our added Value in Cosmetics & Fragrances sector 0425.pdfGCF - Our added Value in Cosmetics & Fragrances sector 0425.pdf
GCF - Our added Value in Cosmetics & Fragrances sector 0425.pdf
hkmd5mqzjb
 
Our added value in Software & financial services sector 0525.pdf
Our added value in Software & financial services sector 0525.pdfOur added value in Software & financial services sector 0525.pdf
Our added value in Software & financial services sector 0525.pdf
dianepioux1
 
Ethereum's Market Value Soars Through JQRBT-Level Growth, Overtaking Major Co...
Ethereum's Market Value Soars Through JQRBT-Level Growth, Overtaking Major Co...Ethereum's Market Value Soars Through JQRBT-Level Growth, Overtaking Major Co...
Ethereum's Market Value Soars Through JQRBT-Level Growth, Overtaking Major Co...
jqrbt
 
How i get hook up with a wealthy sugar mummy is Malaysia in Kuala Lumpur
How i get hook up with a wealthy sugar mummy is Malaysia in Kuala LumpurHow i get hook up with a wealthy sugar mummy is Malaysia in Kuala Lumpur
How i get hook up with a wealthy sugar mummy is Malaysia in Kuala Lumpur
aziziaziziooo430
 
GCF - Our added value in Media, Culture & Entertainment sector 0525.pdf
GCF - Our added value in Media, Culture & Entertainment sector 0525.pdfGCF - Our added value in Media, Culture & Entertainment sector 0525.pdf
GCF - Our added value in Media, Culture & Entertainment sector 0525.pdf
dianepioux1
 
Poonawalla Fincorp Merging AI and Ethics in Debt Recovery.pdf
Poonawalla Fincorp Merging AI and Ethics in Debt Recovery.pdfPoonawalla Fincorp Merging AI and Ethics in Debt Recovery.pdf
Poonawalla Fincorp Merging AI and Ethics in Debt Recovery.pdf
Vighnesh Shashtri
 
FM_Chapter 4ojdfhgihesrbgkjrsbgkjrhbgfkjerhgfberkjgfu
FM_Chapter 4ojdfhgihesrbgkjrsbgkjrhbgfkjerhgfberkjgfuFM_Chapter 4ojdfhgihesrbgkjrsbgkjrhbgfkjerhgfberkjgfu
FM_Chapter 4ojdfhgihesrbgkjrsbgkjrhbgfkjerhgfberkjgfu
AryaJain63
 
GCF - Master Presentation - UK - 0525.pdf
GCF - Master Presentation - UK - 0525.pdfGCF - Master Presentation - UK - 0525.pdf
GCF - Master Presentation - UK - 0525.pdf
hkmd5mqzjb
 
Weekly Regional & Global Insights (1 - 8 May 2025)
Weekly Regional & Global Insights (1 - 8 May 2025)Weekly Regional & Global Insights (1 - 8 May 2025)
Weekly Regional & Global Insights (1 - 8 May 2025)
Maher Itani
 
GCF - Master Presentation Fundraising - UK - 0525.pdf
GCF - Master Presentation Fundraising - UK - 0525.pdfGCF - Master Presentation Fundraising - UK - 0525.pdf
GCF - Master Presentation Fundraising - UK - 0525.pdf
hkmd5mqzjb
 
Our added value in Software & financial services sector 0525.pdf
Our added value in Software & financial services sector 0525.pdfOur added value in Software & financial services sector 0525.pdf
Our added value in Software & financial services sector 0525.pdf
hkmd5mqzjb
 
FESE Capital Markets Fact Sheet 2025 Q1.pdf
FESE Capital Markets Fact Sheet 2025 Q1.pdfFESE Capital Markets Fact Sheet 2025 Q1.pdf
FESE Capital Markets Fact Sheet 2025 Q1.pdf
secretariat4
 
Trumps-Tariffs-and-UK-Pensions-7.5.25.pdf
Trumps-Tariffs-and-UK-Pensions-7.5.25.pdfTrumps-Tariffs-and-UK-Pensions-7.5.25.pdf
Trumps-Tariffs-and-UK-Pensions-7.5.25.pdf
Henry Tapper
 
VSLA Methodology Training 2024 - Copy.ppt
VSLA Methodology Training 2024 - Copy.pptVSLA Methodology Training 2024 - Copy.ppt
VSLA Methodology Training 2024 - Copy.ppt
wodajodagim
 
Telegraph - 'Rachel Reeves paves way for Dutch-style pensions' May 2025 2.docx
Telegraph - 'Rachel Reeves paves way for Dutch-style pensions' May 2025 2.docxTelegraph - 'Rachel Reeves paves way for Dutch-style pensions' May 2025 2.docx
Telegraph - 'Rachel Reeves paves way for Dutch-style pensions' May 2025 2.docx
Henry Tapper
 
GCF - Our added value in F&B sector 0525.pdf
GCF - Our added value in F&B sector 0525.pdfGCF - Our added value in F&B sector 0525.pdf
GCF - Our added value in F&B sector 0525.pdf
dianepioux1
 
OAT_RI_Ep31 WeighingTheRisks_Apr25_Financials.pptx
OAT_RI_Ep31 WeighingTheRisks_Apr25_Financials.pptxOAT_RI_Ep31 WeighingTheRisks_Apr25_Financials.pptx
OAT_RI_Ep31 WeighingTheRisks_Apr25_Financials.pptx
hiddenlevers
 
GCF - Master Presentation Buyside - UK - 0525 - GCF.pdf
GCF - Master Presentation Buyside - UK - 0525 - GCF.pdfGCF - Master Presentation Buyside - UK - 0525 - GCF.pdf
GCF - Master Presentation Buyside - UK - 0525 - GCF.pdf
hkmd5mqzjb
 
Ad

Ec6703 embedded and real time systems(1)

  • 1. EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman, M.A Seenivasan, VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur – 603 203. DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING QUESTION BANK SUBJECT : EC6703 – EMBEDDED AND REAL TIME SYSTEMS SEM / YEAR: VII / IV year B.E. EC6703EMBEDDED AND REAL TIME SYSTEMS UNIT I –INTRODUCTION TO EMBEDDED COMPUTING AND ARM PROCESSORS Complex systems and microprocessors– Embedded system design process –Design example: Model train controller- Instruction sets preliminaries - ARM Processor – CPU: programming input and output- supervisor mode, exceptions and traps – Co-processors- Memory system mechanisms – CPU performance- CPU power consumption. PART A Q.No Questions BT Level Domain 1. What is an embedded computer system? BTL 1 Remembering 2. Why microprocessor is used in embedded system? BTL 6 Creating 3. Mention the challenges in embedded computing system design. BTL 1 Remembering 4. Mention the reasons that makes embedded computing machines design difficult. BTL 1 Remembering 5. Illustrate the importance of design methodology. BTL3 Applying 6. Describe the major steps in embedded system design process. BTL 2 Understanding 7. State the major goals of embedded system design. BTL 1 Remembering 8. List the non-functional requirements of an Embedded Architecture. BTL 1 Remembering 9. Assess the characteristics of embedded computing. BTL 4 Analyzing 10. Compare the difference between the Harvard & Von-Neumann architecture? BTL 4 Analyzing 11. Evaluate the different types of relationships while designing an embedded system. BTL 5 Evaluating 12. List the functions of ARM processor in supervisor mode. BTL 1 Remembering 13. Investigate the significance of ARM Processor compared to other processors. BTL 6 Creating 14. Identify the various issues in real time computing. BTL 2 Understanding 15. Evaluate the purpose of current program status register (CPSR) and Z-bit. BTL 5 Evaluating www.Vidyarthiplus.com
  • 2. EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman, M.A Seenivasan, 16. Discuss the addressing modes of C55x DSP. BTL 2 Understanding 17. Analyze the term procedure linkage. BTL 4 Analyzing 18. Demonstrate the key parameters of CISC and RISC. BTL3 Applying 19. Frame the parameters used to evaluate the CPU performance. BTL3 Applying 20. Interpret the functions of Co-Processor. BTL 2 Understanding PART B 1. (i)Analyze in detail about the challenges in embedded computing system design.(8) (ii)Find out how characters are copied from input to output using interrupts and buffers with the help of a program segment. (8) BTL 4 Analyzing 2. i)What are the parameters to be considered while designing an Embedded System Process? (8) ii) State the importance of Structural and Behavioral description in detail. (8) BTL 1 Remembering 3. i) Draw the architecture of ARM processor. (8) ii)List the various blocks of an Embedded System in detail (8) BTL 1 Remembering 4. i) Mention the major levels of abstraction in design process for GPS moving map.(8) ii) Write down the major operations and data flows of a GPS moving map and draw its Architecture. (8) BTL 1 Remembering 5. (i) Evaluate CPU performance. (6) (ii)Determine various instruction set preliminaries. (10) BTL 5 Evaluating 6. (i)Explain in detail about the characteristics of embedded computing applications.(8) (ii)Explain in detail about supervisor mode, exception and traps. (8) BTL4 Analyzing 7. (i)Explain about caches and memory management units. (10) (ii) Analyze the concept of Pipelining. (6) BTL 4 Analyzing 8. (i)Write the data operations of an ARM processor (8) (ii)Sketch the advanced ARM Processor features in detail (8) BTL1 Remembering 9. (i)Discuss with a simple system namely, a model train controller, how will you use the UML to model systems? (8) (ii).Summarize the operation of BL instruction; including the state of ARM registers before and after its operations. (4) (iii) Discuss how do you return an ARM procedure? (4) BTL2 Understanding 10. i) Discuss about the CPU performance. (4) Discuss in detail about Coprocessors. (12) BTL2 Understanding 11. i)Demonstrate the operation of ARM processor. (8) ii)Illustrate the advanced features of ARM Processor and explain (8) BTL3 Applying www.Vidyarthiplus.com
  • 3. EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman, M.A Seenivasan, 12. i) Design in detail a Model Train Controller with suitable diagrams. (8) ii) Formulate its design steps. (8) BTL6 Creating 13. i) Describe the performance of embedded computing systems.                                 (8)  ii) Discuss about the special functions of VLIW processors.                                         (8)  BTL2 Understanding 14. i)Illustrate the special features of CPU power consumption. (8) ii) Demonstrate CPU Power consumption with the help of real time application (8). BTL3 Applying UNIT II EMBEDDED COMPUTING PLATFORM DESIGN The CPU Bus-Memory devices and systems–Designing with computing platforms – consumer electronics architecture – platform-level performance analysis - Components for embedded programs- Models of programs- Assembly, linking and loading – compilation techniques- Program level performance analysis – Software performance optimization – Program level energy and power analysis and optimization – Analysis and optimization of program size- Program validation and testing. PART A Q.No Questions BT Level Domain 1. Illustrate the bus protocol especially, the four-cycle handshake? BTL 3 Applying 2. Define data flow graph. BTL 1 Remembering 3. Formulate the theory of CPU buses. BTL 6 Creating 4. List out the various compilation techniques. BTL 2 Understanding 5. Validate the basic principles of basic compilation techniques. BTL 5 Evaluating 6. Name any two techniques used to optimize execution time of program. BTL 1 Remembering 7. What does a linker do? BTL 1 Remembering 8. Mention the different types of data transfer in USB. BTL 1 Remembering 9. Find the limitation of polling techniques. BTL 3 Applying 10. What do you mean by Control Bus in CPU? BTL 4 Analyzing 11. Discuss the reason to use latches for constructing input ports. BTL 2 Understanding 12. Summarize the two ways used for performing input and output operations BTL 2 Understanding 13. Discuss about Busy Wait I/O Concept in polling. BTL 2 Understanding 14. Explain the important stages of DMA. BTL 4 Analyzing www.Vidyarthiplus.com
  • 4. EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman, M.A Seenivasan, 15. Evaluate the importance of registers used in the DMA controller. BTL 5 Evaluating 16. Differentiate compiler and cross compiler. BTL 4 Analyzing 17. List the difference between program location counter and program counter. BTL 1 Remembering 18. Interpret the importance of Boot-block flash. BTL 4 Analyzing 19. Write note on assembler/interpreters for embedded systems. BTL 1 Remembering 20. Elaborate the function of I/O device. BTL 6 Creating PART-B 1. i)Explain the building blocks for an Embedded System (4) ii) Explain on how on chip memory management schemes can improve higher speed process. (12) BTL 4  Analyzing  2. Describe about Memory devices with suitable examples. (16) BTL2  Understanding  3. List any two factors which may be the cause for delay in peripheral interface (4) ii) Briefly explain with neat diagrams on how DMA based processor can remove delay for higher speed process. (12) BTL 1  Remembering  4. i) Discuss how component interfacing is done in embedded system in detail. (6) ii) Describe the development environment of an embedded system with suitable diagram? (10) BTL2  Understanding    5. With a suitable example, explain how debugging is carried out using debuggers & compliers? (16) BTL 1    Remembering    6. (i)Evaluate how Logic analyzer, In circuit Emulator and Co simulator are used as debugging tools with examples. (12) (ii) Justify the need of model of programs and Program design? (4) BTL 5  Evaluating  7. (i)Elaborate briefly about Assembly and Linking. (10) (ii)Investigate the importance of program Validation and testing? (6) BTL 6  Creating  8. (i)Write about Basic compilation techniques. (8) (ii) List the various debugging process. (8) BTL 1  Remembering  9. (i)Describe briefly on the memory management & mapping techniques that enhance the efficiency of the processor. (16) BTL 4  Analyzing  10. Describe need for ICE, JTAG for embedded system development. (12) Summarize the advantage of vectored addressing of stack? (4) BTL2  Understanding  11. Demonstrate the Model of Programs in detail. (8) Illustrate about basic compilation techniques. (8) BTL 3  Applying  12. With a neat sketch explain the implementation of microprocessor/microcontroller based electronic voting machine also give the method of testing the system. Assume all other required relevant details. (16) BTL 4 Analyzing www.Vidyarthiplus.com
  • 5. EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman, M.A Seenivasan, 13. What do you mean by memory system interface with CPU? Explain with examples. (16) BTL 1  Remembering 14. (i)Illustrate with necessary diagrams about the design pattern, loop transformation and scheduling. (10) (ii) Frame the key features of clear box testing. (6) BTL 3 Applying UNIT III PROCESSES AND OPERATING SYSTEMS Introduction – Multiple tasks and multiple processes – Multirate systems- Preemptive real-time operating systems- Priority based scheduling- Interprocess communication mechanisms – Evaluating operating system performance- power optimization strategies for processes – Example Real time operating systems-POSIX-Windows CE. PART A Q.No Questions BT Level Domain 1. Define process in RTOS. BTL 1 Remembering 2. Compare between a process and thread. BTL 4 Analyzing 3. Differentiate between initiation time and completion time BTL4 Analyzing 4. Summarize the essential criteria’s of rate monolithic scheduling. BTL 2 Understanding 5. Describe context switching briefly. BTL2 Understanding 6. What do you mean by time quantum? BTL 1 Remembering 7. Summarize the various scheduling states of a process. BTL 2 Understanding 8. Investigate the organization of scheduling policy. BTL6 Creating 9. How to compute the CPU utilization of the system. BTL 3 Applying 10. Define rate monolithic scheduling BTL1 Remembering 11. State the two ways of assigning priority to a process. BTL1 Remembering 12. Evaluate the communication among processes which runs at different rates. BTL 5 Evaluating 13. Define power management policy. BTL 1 Remembering 14. Explain multi-processing systems. BTL 4 Analyzing 15. Determine the important characteristics of Multitasking. BTL5 Evaluating 16. Design a hard real-time operating system with an example. BTL 6 Creating 17. Illustrate the principle of multi rate embedded system by quoting three examples BTL3 Applying 18. Give examples of blocking and Non-blocking inter process communication BTL 2 Understanding www.Vidyarthiplus.com
  • 6. EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman, M.A Seenivasan, 19. What is response time? BTL 1 Remembering 20. Frame the two different styles used for inter process communication. BTL 3 Applying PART –B 1. i)Compare RMS versus EDF. (8) ii) Explain about Windows CE with a neat diagram. (8) BTL 4 Analyzing 2. i) Discuss the strategies behind running periodic processes. (8) ii) Describe process state and scheduling. (8) BTL2 Understanding 3. i) Explain preemptive real time operating systems in detail. (8) ii) Analyze the special characteristics of Processes and Internet with the help of a suitable diagrams. (8) BTL4 Analyzing 4. i) Outline about priority based scheduling in detail. (8) ii) Explain with the help of an example that the knowledge of data dependencies can help use the CPU more efficiently. (8) BTL4 Analyzing 5. Describe in detail about the inter process communication mechanism (i) Shared Memory communication (4) (ii) Message passing (4) (iii)Signals (4) (iv)Mailboxes (4) BTL 2 Understanding 6. i)Enumerate the context switch mechanism for moving the CPU from one executing process to another (8) ii) State how the Kernel determines the order of the processes which has to be executed. (8) BTL 1 Remembering 7. i)Evaluate operating system performance in detail. (8) ii) Justify the statement “Many Real Time Systems have been designed based on the assumption that there is no cache present, even though one actually exists.” (8) BTL5 Evaluating 8. i) Demonstrate in detail about power optimization strategies for CPU operation. (8) ii) Illustrate how the Predictive shut down technique proved itself as more sophisticated. (8) BTL3 Applying 9. .(i)Enumerate why an automobile engine requires multirate control (4) (ii) Recall the performance of the Earliest – Deadline – First scheduling with other scheduling algorithms with suitable example. (12) BTL 1 Remembering 10. (i)What is Real time operating system? (4) (ii) Mention the special features of POSIX with neat diagram. (12) BTL1 Remembering www.Vidyarthiplus.com
  • 7. EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman, M.A Seenivasan, 11. i)Summarize the services of operating system in handling multiple tasks and multiple processes. (8) ii) Outline the features of preemptive execution with the help of a sequence diagram. (8) BTL2 Understanding 12. i) Investigate this statement with the help of an example. “The timing requirements on a set of process can strongly influence the type of appropriate scheduling”. (8) ii) Why do we create a critical section using semaphores in operating system? (8) BTL6 Creating 13. (i) Illustrate an approach to cooperative multitasking in the PIC16F with the help of a program. What would happen if we put the tasks into Time Handler? (12) (ii) Examine about CPU usage metrics. (4) BTL3 Applying 14. (i) Mention in detail about Shared Resources. (8) (ii) Recognize the ARM atomic read/write operation in detail with the help of an example (8) BTL1 Remembering UNIT-4 SYSTEM DESIGN TECHNIQUES AND NETWORKS Design methodologies- Design flows - Requirement Analysis – Specifications- System analysis and architecture design – Quality Assurance techniques- Distributed embedded systems – MPSoCs and shared memory multiprocessors. PART A Q.No Questions BT Level Domain 1. List the OSI layers from lowest to highest level of abstraction. BTL 1 Remembering 2. What is a distributed embedded architecture? BTL 1 Remembering 3. Assess the 2 different approaches for designing an embedded system? BTL 4 Analyzing 4. State the advantages of network based design. BTL1 Remembering 5. Evaluate the issues in hardware and software design for an embedded system. BTL 5 Evaluating 6. Describe the merits of embedded distributed architecture? BTL 2 Understanding 7. Illustrate the main stages of a design flow of an Embedded System. BTL 3 Applying 8. Define I2 C bus. BTL 1 Remembering 9. Describe the special characteristics of a CRC card BTL2 Understanding 10. Mention the networks for distributed embedded systems. BTL 1 Remembering 11. Distinguish multistage network from direct network. BTL2 Understanding 12. Determine the use of exponential back off technique. BTL 5 Evaluating 13. Define message delay. BTL1 Remembering 14. Discriminate single hop network from multi hop network. BTL4 Analyzing www.Vidyarthiplus.com
  • 8. EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman, M.A Seenivasan, 15. Illustrate some internet enabled embedded systems. BTL 3 Applying 16. Formulate various design methodologies. BTL 6 Creating 17. Summarize the issues in hardware and software design for an embedded system. BTL 2 Understanding 18. Explain the advantages of hardware implementations. BTL 4 Analyzing 19. Illustrate the specifications of a good requirement analysis. BTL3 Applying 20. Why we Prefer shared memory multiprocessor? BTL 6 Creating PART B 1. Explain in detail about I) MPSoCs (8) II) Shared memory multiprocessor. (8) BTL 4 Analyzing 2. i) Explain the design methodology of an embedded computing system in detail. (8) ii) Analyze the features of SDL Specification language with suitable diagrams. (8) BTL 4 Analyzing 3. i) Give the examples of the component networks in a federated network for an automobile. (8) ii) Discuss a problem that led to the loss of Unmanned Martian space probe. (8) BTL 2 Understanding 4. Discuss in detail about i) CAN Bus. (8) ii)I2 C Bus. (8) BTL 4 Analyzing 5. i) Enumerate about Internet enabled Systems in detail. (8) ii)Mention the requirements needed to design an embedded system and how to determine them (8) BTL1 Remembering 6. i)With a neat diagram, describe the typical bus transactions on the I2 C Protocol. (8) ii) Discuss the role of distributed embedded architecture available for embedded systems. (8) BTL2 Understanding 7. Discuss in detail about i) Characteristics of distributed embedded System. (8) ii)Architecture of Distributed Embedded System with neat sketches. (8) BTL2 Understanding 8. (i)State in detail about CAN bus protocol and Ethernet with necessary diagrams? (8) (ii) List the characteristics of high performance embedded platforms which act as heterogeneous multiprocessors. BTL 1 BTL 1 Remembering Remembering 9. i)  Demonstrate the operation of Ethernet enabled system. With a suitable example. (8) ii)Illustrate scheduling and allocation in an accelerated embedded system with an help of suitable diagrams. (8)  BTL3 Applying www.Vidyarthiplus.com
  • 9. EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman, M.A Seenivasan, 10. i) Demonstrate the single threaded and multithreaded control of an accelerator in the embedded system design. (8) ii) Illustrate about the cache problem in a system involving an accelerator and suggest a method to overcome it. (8) BTL3 Applying 11. List i) The key features of Accelerated based embedded system. (8) ii) Characteristics of network based Embedded Systems in detail. (8) BTL1 Remembering 12. i) Justify how Poor Specifications can lead to Poor Quality Code. (8) ii) Evaluate whether the aspects of a Poorly constructed specification necessarily lead to Bad Software. (8) BTL 5 Evaluate 13. i) Propose a method for understanding the architectural design of a complex systems by using CRC Cards. (12) ii) Elaborate the important criterions that can be considered for design reviews in Quality Assurance process. (4) BTL6 Creating 14. Observe in detail about Quality Assurance Process using the following i)Quality Assurance Techniques (8) ii) Verifying the Specifications (8) BTL1 Remembering UNIT V CASE STUDY Data compressor - Alarm Clock - Audio player - Software modem-Digital still camera - Telephone answering machine-Engine control unit – Video accelerator. PART A Q.No Questions BT Level Competence 1. Which kind of modulation is used in software modem? BTL 1 Remembering 2. Draw the block diagram of FSK detection Scheme in MODEM? BTL 1 Remembering 3. What is the specification language give an example? BTL 1 Remembering 4. Justify the advantages of software implementations. BTL 5 Evaluating 5. Evaluate the UML diagram for Data Compressor. BTL5 Evaluating 6. Define flush in data compressor. BTL 1 Remembering 7. Summarize the New symbol Table. BTL2 Understanding 8. Outline the state diagram of encoding behavior. BTL 1 Remembering www.Vidyarthiplus.com
  • 10. EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman, M.A Seenivasan, 9. Outline the state diagram of insert behavior. BTL 4 Analyzing 10. Identify the advantages of Software modem? BTL 2 Understanding 11. Analyze four cycle handshake signals. BTL 2 Understanding 12. Analyze the class diagram for alarm clock. BTL4 Analyzing 13. Draw the brayer pattern of color image. BTL 1 Remembering 14. Propose the architecture of digital still camera? BTL 6 Creating 15. Illustrate the role of ADPCM scheme in Telephone answering machine with a neat diagram. BTL 3 Applying 16. Elaborate the functions of digital camera. BTL 6 Creating 17. Find out the need of block motion Estimation. BTL3 Applying 18. Identify release time. BTL 4 Analyzing 19. Justify which compression technique is used for telephone answering machine. BTL3 Applying 20. Describe about White balance. BTL 2 Understanding PART-B 1. Evaluate in detail the principle operation of software modem. (16) BTL 5 Evaluating 2. List the features of PDA and data compressor in detail. (16) BTL 1 Remembering 3. Demonstrate in detail about Design Example of Alarm Clock? (16) BTL 3 Applying 4. Briefly Explain the working of audio player in detail. (16) BTL 1 Remembering 5. How will you design a application for Automatic chocolate vending machine in detail (16) BTL 4 Analyzing 6. Describe the following design stages used in the working of telephone answering machine in detail. i)Theory of operations and requirements. (4) ii)Specification (4) iii)System Architecture (4) iv)Component designing and testing (2) v)System integration and testing (2) BTL 2 Understanding 7. Develop the working of Engine control unit in detail. i)Theory of operations and requirements. (4) ii)Specification (4) iii)System Architecture (4) iv)Component designing and testing (2) v)System integration and testing (2) BTL 6 Creating www.Vidyarthiplus.com
  • 11. EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman, M.A Seenivasan, 8. Explain the working of video accelerator in detail. i)Theory of operations and requirements. (4) ii)Specification (4) iii)System Architecture (4) iv)Component designing and testing (2) v)System integration and testing (2) BTL 4 Analyzing 9. Draw the state diagram of Recording and playback message behavior. i)Theory of operations and requirements. (4) ii)Specification (4) iii)System Architecture (4) iv)Component designing and testing (2) v)System integration and testing (2) BTL1 Remembering 10. Summarize the sequence diagram of taking picture with digital still camera. i)Theory of operations and requirements. (4) ii)Specification (4) iii)System Architecture (4) iv)Component designing and testing (2) v)System integration and testing (2) BTL2 Understanding 11. Analyze the Hardware and Software design for Set-Top Box. i)Theory of operations and requirements. (4) ii)Specification (4) iii)System Architecture (4) iv)Component designing and testing (2) v)System integration and testing (2) BTL 4 Analyzing 12. Discuss about the design of Data compressor and System on Silicon. i)Theory of operations and requirements. (4) ii)Specification (4) iii)System Architecture (4) iv)Component designing and testing (2) v)System integration and testing (2) BTL2 Understanding 13. Write shorts notes on the following (8) i)Data Compressor ii)Software Modem (8) BTL 1 Remembering 14. Explain the FOSS tools for embedded system development (8) Explain the Hardware and Software Co design (8) BTL 4 Analyzing www.Vidyarthiplus.com
  • 12. EC6703-ECE_VIISem_ ECE_ACY2016-17(Odd) _Prepared by Dr.J Mohan, Mercy Subaraman, M.A Seenivasan, www.Vidyarthiplus.com
  翻译: