SlideShare a Scribd company logo

Qualifying a high performance memory subsysten for Functional Safety

Pankaj Singh
Pankaj Singh

Addressing the Challenges of Safety verification for LPDDR4. ✓Avoid traditional approach of starting functional safety after functional verification : Iterative and expensive development phase 1. Functional Safety Need to be Architected and not added later. 2. Safety Analysis must start prior to implementation. ‘Design for safety/verification’ 3. Reuse & Synergize : Nominal and Functional Safety Verification. ✓Fault optimization with formal and other techniques is necessary to overcome challenges with scaling simulation and analysis. ✓Integrated push button fault simulation flow is need of hour and saves verification engineers time. ✓Analog defect modelling and coverage can be performed based on IEEE P2427.

1 of 19
Download to read offline
Qualifying a high performance Memory subsystem for Functional Safety Pankaj Singh CDNLive Bangalore August 29, 2019
2 © 2019 Cadence Design Systems, Inc. All rights reserved. Safety Verification Challenges • Functional Safety (FuSa) sometimes starts late and may not be an integral part of the development cycle. • Verification environment/testcases development takes effort for FuSA • Manual approach of Safety architecture/requirement analysis is iterative process and prone to error. • Significant Scaling of Simulation and Analysis Is Required to Meet Regulatory Standards • Fault Simulation tool flow needs to integrated/automated to run regression • Gaps in Safety Verification of Analog design6 1 4 3 2 5
3 © 2019 Cadence Design Systems, Inc. All rights reserved. Reuse of Functional Testbench/Testcases for Functional Safety Simulations Early start of FuSa along with Systematic verification Reuse of verification environment/parametrized testcasesReuse of verification environment/parametrized testcases 1 2 PVPL: Product Verification Plan PVS: Product Verification Spec FuSs: Functional Safety
4 © 2019 Cadence Design Systems, Inc. All rights reserved. LPDD4 FMEDA Details • Initial focus was to target modules with higher FIT rate . • Full Regression at Early stage gives good picture on Diagnostic Coverage. • Limitations: • No integration with design date for accuracy of details. The result update to FMEDA sheet is time consuming and prone to manual error. FMEDA: Failure Mode, Effects and Diagnostic Analysis FIT: Failure in Time
5 © 2019 Cadence Design Systems, Inc. All rights reserved. vManager Safety Planner App – High Level FM’s Generate Report Filter Options ✓ Web enabled Safety Planner App can overcome limitation of manual error and also improve accuracy due to design data input . ✓ Supports FMEDA Analysis/update to define the safety architecture (SM) and safety requirements. ✓ Supports Verification of the FMEDA by means of fault injection and formal analysis 3
6 © 2019 Cadence Design Systems, Inc. All rights reserved. Significant Scaling of Simulation and Analysis Is Required to Meet Regulatory Standards Functional Simulations Fault Injection Simulations SPFM LFM ASIL B ≥ 90 % ≥ 60 % ASIL C ≥ 97 % ≥ 80 % ASIL D ≥ 99 % ≥ 90 % TARGET Jasper FSV fault analysis/optimization FST step removes untestable faults ASIL: Automotive Safety Integrity Level
7 © 2019 Cadence Design Systems, Inc. All rights reserved. FSV Structural Analysis Techniques • Out-of-COI Analysis • A fault node outside the Cone-of-Influence (COI) has no physical connection to the functional strobe(s) • Fault is Untestable (Safe)! • Activatable Analysis • A SA0/1 fault injected on a node which is constant 0/1 cannot be activated • Fault is Unactivatable (Safe)! • Propagatable Analysis • A fault that is activated and in COI, but cannot be observed on the functional strobe • Fault is Unpropagatable (Safe)! Strobe OOCOI Strobe Barrier Unprop Unact Const Dangerous Fault Safe Fault
8 © 2019 Cadence Design Systems, Inc. All rights reserved. Fault Analysis and Optimization Functional Safety Verification Timeline Optimized Fault list • FSV Analysis Optimization: ✓ Cone-Of-Influence of Outfunctional strobes ✓ Unactivatable due to constants ✓ Unactivatable due to design ✓ Unpropagatable to functional strobes Controller: Fault targets – 138K total → Optimized to 58,504 PHY: Fault targets – 241K total→ Optimized to 73,835 4 • Other Techniques based on design knowledge/Analysis: ✓ Duplicated instances removal ✓ Bus reduction: If Some bits with same fault type (SA0/SA1) are covered, other bits could be waived ✓ Bist & Debug mode related functionality ✓ Redundant Logic removal
9 © 2019 Cadence Design Systems, Inc. All rights reserved. Testbenh (SystemVerilog, ‘e’, SystemC, etc) Fault List/Control File Fault Machine Simulation Elaboration (Instrumenting) Fault Campaign Data Fault Campaign Resutls (Detected, undetected, partially detected) Fault report generation (Total detected, undetected, etc.) Good Machine data and fault set Design (Verilog, VHDL, SVD) Good Machine Simulation Fault Machine SimulationFault Machine Simulation (1…N) Fault commands and control LPDDR4 Statistical Fault Regression Flow Stastical Fault simulation DDRTestCases T 1 T n Representative Faults FMEDAEstimates FaultSimulation ANALYSIS&Actions Safety Verification Report • #1 Compile and elaborate • Specify the target area for fault injection • #2 Execute a good simulation • Specify strobe information to generate the good machine data • #3 Execute N fault runs • N is number of nodes in the fault list • #4 Generate a report from the fault campaign • Merge all fault runs in a single, cumulative report 5 vManager Safety Client (mdv/AGILE/18.03.001) Xcelium Simulator (xcelium/AGILE/18.03.001) ™ ™
10 © 2019 Cadence Design Systems, Inc. All rights reserved. Working Effort – Burning of NC &DU Faults • NC does not mean SAFE ! • If functionality is not active, fault would not impact F-O • Fault on target must be propagated to functional output as much as possible • DU does not mean DANGEROUS ! • Fault simulation time == Good simulation time • Timeout threshold is too large to count up over threshold • Duration of good sim + 20% margin NC DU Develop test to cover function DU Set Proper Checker DD Set Proper Checker Analysis fault Develop test and enable proper checker function Run regression & collect DD list Update waiver list according to fault reduce rule DC < 99 % Safety verification Functional coverage + Code coverage + Diagnostic coverage Record DD list to reduce fault simulation run number DD: Dangerous Detected DU: Dangerous Undetected NC: No Convergence
11 © 2019 Cadence Design Systems, Inc. All rights reserved. Sample Fault Grade Report
12 © 2019 Cadence Design Systems, Inc. All rights reserved. Safety Verification of Analog Modules • Analog Fault injection for LPDDR4: Not done. netlist test Defect / Fault list Coverage summary Defect / Fault status Pass/Fail results These are the three deliverables specified by the standard Simulate test on original circuit Enumerate defect & fault list and weights Simulate test on defective/faulty circuits Report coverage netlist2 netlistm netlist1 P2427: Standard for Analog Defect Modelling & Coverage P2427 specifies Analog defects and coverage Gap 6 Reference[1]
13 © 2019 Cadence Design Systems, Inc. All rights reserved. Category Location Degree Root causes DC short Same layer Low resistance Dust High resistance Stringer Between layers Low resistance Missing oxide DC open Resistive High resistance Partial contact Complete Infinite resistance Missing contact Missing geometry AC coupling Same layer >2X design value OPC distortion Between layers >2X design value Oxide thinning Leakage PN junction ESD Dust Gate oxide Local weakness in thin oxide layer Stuck-on Undercut gate ESD Stuck-off Thick oxide Extreme variation > Specified DF_PDK (Deviation Factor) to specification or process corner Mouse bite Blob The standard does not mandate a particular defect model to be used, but it does mandate the model description to be part of coverage report Defects Commonly Observed in Silicon and Targeted by Manufacturing Tests dg_short gs_short ds_short d_open g_open Defect Identification Defect Identification Defect Defect Identification Defect Simulation Coverage Defect Identification Defect Simulation Coverage Analysis Defect Simulation Coverage Analysis Legato™ platform Environment developed in alignment with IEEE P2427 Reference[2] Analog Defect Modelling
14 © 2019 Cadence Design Systems, Inc. All rights reserved. – Schematic netlists (no layouts) – Process files: typical, SS, SF, FS, FF – Specifications, with limits, only for 3.3 volt operation at 27C OPAMP• 77 Hard defects (after collapsing) – 43 shorts : 3 per MOS transistor, 1 per diode, C, R (JFET) – 34 opens: 2 per MOS transistor, 1 per diode, C, R (JFET) • Defect Models. Short: 200 Ω. Open: 1 GΩ Defect type Defect Model Detected defects # Undetectab le Defects # Undetected Defects # Detectable Coverage (%) Weightin g algorithm Corner( s) Test conditions Short 200 Ω 34 0 9 81 None Fast/Slo w Input: 1 MHz 0.5V sine, 1.65 V bias, via 10 kOpen 1 GΩ 17 0 17 50 none Fast/Slo w Coverage Report Note: Soft and parametric defect injection is not supported yet in the official release Reference[2] Example: Op-Amp From ITC’17 Benchmarks
15 © 2019 Cadence Design Systems, Inc. All rights reserved. LPPDDR4 Safety Verification Summary ✓ Avoid traditional approach of starting functional safety after functional verification : Iterative and expensive development phase ✓ Functional Safety Need to be Architected and not added later. ✓ Safety Analysis must start prior to implementation. ‘Design for safety/verification’ ✓ Reuse & Synergize : Nominal and Functional Safety Verification. ✓ Fault optimization with formal and other techniques is necessary to overcome challenges with scaling simulation and analysis. ✓ Integrated push button fault simulation flow is need of hour and saves verification engineers time. ✓ Analog defect modelling and coverage can be performed based on IEEE P2427. IP REQ Customer REQ App Assumption FuSA Concept FMEA FMEDA Functional Verification (Systematic) Digital P V P L P V S Design Update (Safety Mech) ✓Architecture→ ✓Product→ ✓Design ✓FailureModes ✓ASIL REQ ✓FailureMode → Safety Mechanism ✓DC(ASIL) ✓PVPL:Product Verif. Plan ✓Verifiability ✓Verification Assignment. ✓Verification Domain ✓PVS: Product Verif. Spec ✓Verif Strategy Safety (Random) Verification: Formal/Dynamic ✓Qualitative Verification (Fault injection) of Safety Mechanism ✓Functional Verification (Systematic) Closure Safety Metric Verification Report ✓Statistical (Fault injection) Verification ✓Analysis SAFETY ANALYSIS/ Fault Optimization Analog DESIGN Fault Campaign Mgmt 1 2 3 46 5
16 © 2019 Cadence Design Systems, Inc. All rights reserved. Safety-Compliance IP : Requirement for Automotive Application ASIL-D/C ASIL-D/C ASIL-D/C ® ISO 26262 Functional Safety Is Critical to the Success of Autonomous Vehicles Being Designed Today
17 © 2019 Cadence Design Systems, Inc. All rights reserved. Acknowledgements DDR IP Safety Team – Mingyang Zhu – YJ Patil – James Yang – Siva Prasad – Pranesh M – Tony Vu – Tobing Soebroto Guidance on Automotive Safety Standards/tools/flow – Mangesh Pande-Safety Verification tools/flow – Pradeep Bagavathiappan –Jasper – Amit Bajaj: P2427 – Brian Taylor: ISO26262 Helping Me Tell Our Story – Thomas Wong
18 © 2019 Cadence Design Systems, Inc. All rights reserved. References 1. Using IEEE P2427 to measure the coverage of analog tests. European Test Symposium (ETS) May 2019, Baden Baden, Germany, Vladimir Zivkovic (Cadence), Jeff Rearick(AMD) 2. Legato™ Reliability Solution ADE/Spectre Fault Simulation. Cadence Customer Presentation. Walter Hartong , Jianhe Guo 3. Functional Safety Workshop. Stefano Lorenzini, Mangesh Pande, Joerg Mueller Thank you
© 2019 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.
Ad

Recommended

Overcoming challenges of_verifying complex mixed signal designs
Overcoming challenges of_verifying complex mixed signal designsOvercoming challenges of_verifying complex mixed signal designs
Overcoming challenges of_verifying complex mixed signal designs
Pankaj Singh
 
An Approach to Overcome Modeling Inaccuracies for Performance Simulation Sig...
An Approach to Overcome Modeling Inaccuracies for Performance Simulation Sig...An Approach to Overcome Modeling Inaccuracies for Performance Simulation Sig...
An Approach to Overcome Modeling Inaccuracies for Performance Simulation Sig...
Pankaj Singh
 
SOC Verification using SystemVerilog
SOC Verification using SystemVerilog SOC Verification using SystemVerilog
SOC Verification using SystemVerilog
Ramdas Mozhikunnath
 
Coverage and Introduction to UVM
Coverage and Introduction to UVMCoverage and Introduction to UVM
Coverage and Introduction to UVM
Dr. Shivananda Koteshwar
 
Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functiona...
Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functiona...Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functiona...
Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functiona...
Sameh El-Ashry
 
SystemVerilog based OVM and UVM Verification Methodologies
SystemVerilog based OVM and UVM Verification MethodologiesSystemVerilog based OVM and UVM Verification Methodologies
SystemVerilog based OVM and UVM Verification Methodologies
Ramdas Mozhikunnath
 
Session 9 advance_verification_features
Session 9 advance_verification_featuresSession 9 advance_verification_features
Session 9 advance_verification_features
Nirav Desai
 
Cracking Digital VLSI Verification Interview: Interview Success
Cracking Digital VLSI Verification Interview: Interview SuccessCracking Digital VLSI Verification Interview: Interview Success
Cracking Digital VLSI Verification Interview: Interview Success
Ramdas Mozhikunnath
 
verification_planning_systemverilog_uvm_2020
verification_planning_systemverilog_uvm_2020verification_planning_systemverilog_uvm_2020
verification_planning_systemverilog_uvm_2020
Sameh El-Ashry
 
Design Verification
Design VerificationDesign Verification
Design Verification
Ishwaki Thakkar
 
Formal Verification Techniques
Formal Verification TechniquesFormal Verification Techniques
Formal Verification Techniques
DVClub
 
Gate-Level Simulation Methodology Improving Gate-Level Simulation Performance
Gate-Level Simulation Methodology Improving Gate-Level Simulation PerformanceGate-Level Simulation Methodology Improving Gate-Level Simulation Performance
Gate-Level Simulation Methodology Improving Gate-Level Simulation Performance
suddentrike2
 
Session 6 sv_randomization
Session 6 sv_randomizationSession 6 sv_randomization
Session 6 sv_randomization
Nirav Desai
 
Mixed signal verification challenges - slides
Mixed signal verification challenges - slidesMixed signal verification challenges - slides
Mixed signal verification challenges - slides
Régis SANTONJA
 
2019 3 testing and verification of vlsi design_sta
2019 3 testing and verification of vlsi design_sta2019 3 testing and verification of vlsi design_sta
2019 3 testing and verification of vlsi design_sta
Usha Mehta
 
01 Transition Fault Detection methods by Swetha
01 Transition Fault Detection methods by Swetha01 Transition Fault Detection methods by Swetha
01 Transition Fault Detection methods by Swetha
swethamg18
 
Verification challenges and methodologies - SoC and ASICs
Verification challenges and methodologies - SoC and ASICsVerification challenges and methodologies - SoC and ASICs
Verification challenges and methodologies - SoC and ASICs
Dr. Shivananda Koteshwar
 
Soc architecture and design
Soc architecture and designSoc architecture and design
Soc architecture and design
Satya Harish
 
System verilog assertions
System verilog assertionsSystem verilog assertions
System verilog assertions
HARINATH REDDY
 
UVM Methodology Tutorial
UVM Methodology TutorialUVM Methodology Tutorial
UVM Methodology Tutorial
Arrow Devices
 
Timing and Design Closure in Physical Design Flows
Timing and Design Closure in Physical Design Flows Timing and Design Closure in Physical Design Flows
Timing and Design Closure in Physical Design Flows
Olivier Coudert
 
What is HIL (HardWare In The Loop)
What is HIL (HardWare In The Loop)What is HIL (HardWare In The Loop)
What is HIL (HardWare In The Loop)
Tbrad
 
Basics of Functional Verification - Arrow Devices
Basics of Functional Verification - Arrow DevicesBasics of Functional Verification - Arrow Devices
Basics of Functional Verification - Arrow Devices
Arrow Devices
 
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
Usha Mehta
 
2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verification2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verification
Usha Mehta
 
ASIC design verification
ASIC design verificationASIC design verification
ASIC design verification
Gireesh Kallihal
 
SoC Design
SoC DesignSoC Design
SoC Design
VinChip Systems - VinTrain VLSI Academy
 
2019 5 testing and verification of vlsi design_fault_modeling
2019 5 testing and verification of vlsi design_fault_modeling2019 5 testing and verification of vlsi design_fault_modeling
2019 5 testing and verification of vlsi design_fault_modeling
Usha Mehta
 
VLSI testing and analysis
VLSI testing and analysisVLSI testing and analysis
VLSI testing and analysis
Surekha PuriGosavi
 
Advancing VLSI Design Reliability: A Comprehensive Examination of Embedded De...
Advancing VLSI Design Reliability: A Comprehensive Examination of Embedded De...Advancing VLSI Design Reliability: A Comprehensive Examination of Embedded De...
Advancing VLSI Design Reliability: A Comprehensive Examination of Embedded De...
IRJET Journal
 
Ad

More Related Content

What's hot (20)

verification_planning_systemverilog_uvm_2020
verification_planning_systemverilog_uvm_2020verification_planning_systemverilog_uvm_2020
verification_planning_systemverilog_uvm_2020
Sameh El-Ashry
 
Design Verification
Design VerificationDesign Verification
Design Verification
Ishwaki Thakkar
 
Formal Verification Techniques
Formal Verification TechniquesFormal Verification Techniques
Formal Verification Techniques
DVClub
 
Gate-Level Simulation Methodology Improving Gate-Level Simulation Performance
Gate-Level Simulation Methodology Improving Gate-Level Simulation PerformanceGate-Level Simulation Methodology Improving Gate-Level Simulation Performance
Gate-Level Simulation Methodology Improving Gate-Level Simulation Performance
suddentrike2
 
Session 6 sv_randomization
Session 6 sv_randomizationSession 6 sv_randomization
Session 6 sv_randomization
Nirav Desai
 
Mixed signal verification challenges - slides
Mixed signal verification challenges - slidesMixed signal verification challenges - slides
Mixed signal verification challenges - slides
Régis SANTONJA
 
2019 3 testing and verification of vlsi design_sta
2019 3 testing and verification of vlsi design_sta2019 3 testing and verification of vlsi design_sta
2019 3 testing and verification of vlsi design_sta
Usha Mehta
 
01 Transition Fault Detection methods by Swetha
01 Transition Fault Detection methods by Swetha01 Transition Fault Detection methods by Swetha
01 Transition Fault Detection methods by Swetha
swethamg18
 
Verification challenges and methodologies - SoC and ASICs
Verification challenges and methodologies - SoC and ASICsVerification challenges and methodologies - SoC and ASICs
Verification challenges and methodologies - SoC and ASICs
Dr. Shivananda Koteshwar
 
Soc architecture and design
Soc architecture and designSoc architecture and design
Soc architecture and design
Satya Harish
 
System verilog assertions
System verilog assertionsSystem verilog assertions
System verilog assertions
HARINATH REDDY
 
UVM Methodology Tutorial
UVM Methodology TutorialUVM Methodology Tutorial
UVM Methodology Tutorial
Arrow Devices
 
Timing and Design Closure in Physical Design Flows
Timing and Design Closure in Physical Design Flows Timing and Design Closure in Physical Design Flows
Timing and Design Closure in Physical Design Flows
Olivier Coudert
 
What is HIL (HardWare In The Loop)
What is HIL (HardWare In The Loop)What is HIL (HardWare In The Loop)
What is HIL (HardWare In The Loop)
Tbrad
 
Basics of Functional Verification - Arrow Devices
Basics of Functional Verification - Arrow DevicesBasics of Functional Verification - Arrow Devices
Basics of Functional Verification - Arrow Devices
Arrow Devices
 
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
Usha Mehta
 
2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verification2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verification
Usha Mehta
 
ASIC design verification
ASIC design verificationASIC design verification
ASIC design verification
Gireesh Kallihal
 
SoC Design
SoC DesignSoC Design
SoC Design
VinChip Systems - VinTrain VLSI Academy
 
2019 5 testing and verification of vlsi design_fault_modeling
2019 5 testing and verification of vlsi design_fault_modeling2019 5 testing and verification of vlsi design_fault_modeling
2019 5 testing and verification of vlsi design_fault_modeling
Usha Mehta
 
verification_planning_systemverilog_uvm_2020
verification_planning_systemverilog_uvm_2020verification_planning_systemverilog_uvm_2020
verification_planning_systemverilog_uvm_2020
Sameh El-Ashry
 
Design Verification
Design VerificationDesign Verification
Design Verification
Ishwaki Thakkar
 
Formal Verification Techniques
Formal Verification TechniquesFormal Verification Techniques
Formal Verification Techniques
DVClub
 
Gate-Level Simulation Methodology Improving Gate-Level Simulation Performance
Gate-Level Simulation Methodology Improving Gate-Level Simulation PerformanceGate-Level Simulation Methodology Improving Gate-Level Simulation Performance
Gate-Level Simulation Methodology Improving Gate-Level Simulation Performance
suddentrike2
 
Session 6 sv_randomization
Session 6 sv_randomizationSession 6 sv_randomization
Session 6 sv_randomization
Nirav Desai
 
Mixed signal verification challenges - slides
Mixed signal verification challenges - slidesMixed signal verification challenges - slides
Mixed signal verification challenges - slides
Régis SANTONJA
 
2019 3 testing and verification of vlsi design_sta
2019 3 testing and verification of vlsi design_sta2019 3 testing and verification of vlsi design_sta
2019 3 testing and verification of vlsi design_sta
Usha Mehta
 
01 Transition Fault Detection methods by Swetha
01 Transition Fault Detection methods by Swetha01 Transition Fault Detection methods by Swetha
01 Transition Fault Detection methods by Swetha
swethamg18
 
Verification challenges and methodologies - SoC and ASICs
Verification challenges and methodologies - SoC and ASICsVerification challenges and methodologies - SoC and ASICs
Verification challenges and methodologies - SoC and ASICs
Dr. Shivananda Koteshwar
 
Soc architecture and design
Soc architecture and designSoc architecture and design
Soc architecture and design
Satya Harish
 
System verilog assertions
System verilog assertionsSystem verilog assertions
System verilog assertions
HARINATH REDDY
 
UVM Methodology Tutorial
UVM Methodology TutorialUVM Methodology Tutorial
UVM Methodology Tutorial
Arrow Devices
 
Timing and Design Closure in Physical Design Flows
Timing and Design Closure in Physical Design Flows Timing and Design Closure in Physical Design Flows
Timing and Design Closure in Physical Design Flows
Olivier Coudert
 
What is HIL (HardWare In The Loop)
What is HIL (HardWare In The Loop)What is HIL (HardWare In The Loop)
What is HIL (HardWare In The Loop)
Tbrad
 
Basics of Functional Verification - Arrow Devices
Basics of Functional Verification - Arrow DevicesBasics of Functional Verification - Arrow Devices
Basics of Functional Verification - Arrow Devices
Arrow Devices
 
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
Usha Mehta
 
2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verification2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verification
Usha Mehta
 
ASIC design verification
ASIC design verificationASIC design verification
ASIC design verification
Gireesh Kallihal
 
SoC Design
SoC DesignSoC Design
SoC Design
VinChip Systems - VinTrain VLSI Academy
 
2019 5 testing and verification of vlsi design_fault_modeling
2019 5 testing and verification of vlsi design_fault_modeling2019 5 testing and verification of vlsi design_fault_modeling
2019 5 testing and verification of vlsi design_fault_modeling
Usha Mehta
 

Similar to Qualifying a high performance memory subsysten for Functional Safety (20)

VLSI testing and analysis
VLSI testing and analysisVLSI testing and analysis
VLSI testing and analysis
Surekha PuriGosavi
 
Advancing VLSI Design Reliability: A Comprehensive Examination of Embedded De...
Advancing VLSI Design Reliability: A Comprehensive Examination of Embedded De...Advancing VLSI Design Reliability: A Comprehensive Examination of Embedded De...
Advancing VLSI Design Reliability: A Comprehensive Examination of Embedded De...
IRJET Journal
 
Improvement in Error Resilience in BIST using hamming code
Improvement in Error Resilience in BIST using hamming codeImprovement in Error Resilience in BIST using hamming code
Improvement in Error Resilience in BIST using hamming code
IJMTST Journal
 
Schneider Electric Scada Global Support Provides Troubleshooting and Technica...
Schneider Electric Scada Global Support Provides Troubleshooting and Technica...Schneider Electric Scada Global Support Provides Troubleshooting and Technica...
Schneider Electric Scada Global Support Provides Troubleshooting and Technica...
Preeya Selvarajah
 
Vlsi testing
Vlsi testingVlsi testing
Vlsi testing
Dilip Mathuria
 
Universal Chip Interconnect Verification
Universal Chip Interconnect VerificationUniversal Chip Interconnect Verification
Universal Chip Interconnect Verification
PankajSingh464399
 
Universal Chip interconnect Verification
Universal Chip interconnect VerificationUniversal Chip interconnect Verification
Universal Chip interconnect Verification
Pankaj Singh
 
Soc.pptx
Soc.pptxSoc.pptx
Soc.pptx
Jagu Mounica
 
"Can We Have Both Safety and Performance in AI for Autonomous Vehicles?," a P...
"Can We Have Both Safety and Performance in AI for Autonomous Vehicles?," a P..."Can We Have Both Safety and Performance in AI for Autonomous Vehicles?," a P...
"Can We Have Both Safety and Performance in AI for Autonomous Vehicles?," a P...
Edge AI and Vision Alliance
 
Safety Verification and Software aspects of Automotive SoC
Safety Verification and Software aspects of Automotive SoCSafety Verification and Software aspects of Automotive SoC
Safety Verification and Software aspects of Automotive SoC
Pankaj Singh
 
1030 iordanescu
1030 iordanescu1030 iordanescu
1030 iordanescu
Rising Media, Inc.
 
Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generation
Dilip Mathuria
 
Automating The Process For Building Reliable Software
Automating The Process For Building Reliable SoftwareAutomating The Process For Building Reliable Software
Automating The Process For Building Reliable Software
guest8861ff
 
Agilent x1149 Boundary Scan Analyzer
Agilent x1149 Boundary Scan AnalyzerAgilent x1149 Boundary Scan Analyzer
Agilent x1149 Boundary Scan Analyzer
Interlatin
 
Application of theorem proving for safety-critical vehicle software
Application of theorem proving for safety-critical vehicle softwareApplication of theorem proving for safety-critical vehicle software
Application of theorem proving for safety-critical vehicle software
AdaCore
 
Arizona State University Test Lecture
Arizona State University Test LectureArizona State University Test Lecture
Arizona State University Test Lecture
Pete Sarson, PH.D
 
Fault Tolerance System
Fault Tolerance SystemFault Tolerance System
Fault Tolerance System
prakashjjaya
 
Proving the Security of Low-Level Software Components & TEEs
Proving the Security of Low-Level Software Components & TEEsProving the Security of Low-Level Software Components & TEEs
Proving the Security of Low-Level Software Components & TEEs
Ashley Zupkus
 
Zero-bug Software, Mathematically Guaranteed
Zero-bug Software, Mathematically GuaranteedZero-bug Software, Mathematically Guaranteed
Zero-bug Software, Mathematically Guaranteed
Ashley Zupkus
 
IRJET- Design of Fault Injection Technique for Digital HDL Models
IRJET- Design of Fault Injection Technique for Digital HDL ModelsIRJET- Design of Fault Injection Technique for Digital HDL Models
IRJET- Design of Fault Injection Technique for Digital HDL Models
IRJET Journal
 
VLSI testing and analysis
VLSI testing and analysisVLSI testing and analysis
VLSI testing and analysis
Surekha PuriGosavi
 
Advancing VLSI Design Reliability: A Comprehensive Examination of Embedded De...
Advancing VLSI Design Reliability: A Comprehensive Examination of Embedded De...Advancing VLSI Design Reliability: A Comprehensive Examination of Embedded De...
Advancing VLSI Design Reliability: A Comprehensive Examination of Embedded De...
IRJET Journal
 
Improvement in Error Resilience in BIST using hamming code
Improvement in Error Resilience in BIST using hamming codeImprovement in Error Resilience in BIST using hamming code
Improvement in Error Resilience in BIST using hamming code
IJMTST Journal
 
Schneider Electric Scada Global Support Provides Troubleshooting and Technica...
Schneider Electric Scada Global Support Provides Troubleshooting and Technica...Schneider Electric Scada Global Support Provides Troubleshooting and Technica...
Schneider Electric Scada Global Support Provides Troubleshooting and Technica...
Preeya Selvarajah
 
Vlsi testing
Vlsi testingVlsi testing
Vlsi testing
Dilip Mathuria
 
Universal Chip Interconnect Verification
Universal Chip Interconnect VerificationUniversal Chip Interconnect Verification
Universal Chip Interconnect Verification
PankajSingh464399
 
Universal Chip interconnect Verification
Universal Chip interconnect VerificationUniversal Chip interconnect Verification
Universal Chip interconnect Verification
Pankaj Singh
 
Soc.pptx
Soc.pptxSoc.pptx
Soc.pptx
Jagu Mounica
 
"Can We Have Both Safety and Performance in AI for Autonomous Vehicles?," a P...
"Can We Have Both Safety and Performance in AI for Autonomous Vehicles?," a P..."Can We Have Both Safety and Performance in AI for Autonomous Vehicles?," a P...
"Can We Have Both Safety and Performance in AI for Autonomous Vehicles?," a P...
Edge AI and Vision Alliance
 
Safety Verification and Software aspects of Automotive SoC
Safety Verification and Software aspects of Automotive SoCSafety Verification and Software aspects of Automotive SoC
Safety Verification and Software aspects of Automotive SoC
Pankaj Singh
 
1030 iordanescu
1030 iordanescu1030 iordanescu
1030 iordanescu
Rising Media, Inc.
 
Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generation
Dilip Mathuria
 
Automating The Process For Building Reliable Software
Automating The Process For Building Reliable SoftwareAutomating The Process For Building Reliable Software
Automating The Process For Building Reliable Software
guest8861ff
 
Agilent x1149 Boundary Scan Analyzer
Agilent x1149 Boundary Scan AnalyzerAgilent x1149 Boundary Scan Analyzer
Agilent x1149 Boundary Scan Analyzer
Interlatin
 
Application of theorem proving for safety-critical vehicle software
Application of theorem proving for safety-critical vehicle softwareApplication of theorem proving for safety-critical vehicle software
Application of theorem proving for safety-critical vehicle software
AdaCore
 
Arizona State University Test Lecture
Arizona State University Test LectureArizona State University Test Lecture
Arizona State University Test Lecture
Pete Sarson, PH.D
 
Fault Tolerance System
Fault Tolerance SystemFault Tolerance System
Fault Tolerance System
prakashjjaya
 
Proving the Security of Low-Level Software Components & TEEs
Proving the Security of Low-Level Software Components & TEEsProving the Security of Low-Level Software Components & TEEs
Proving the Security of Low-Level Software Components & TEEs
Ashley Zupkus
 
Zero-bug Software, Mathematically Guaranteed
Zero-bug Software, Mathematically GuaranteedZero-bug Software, Mathematically Guaranteed
Zero-bug Software, Mathematically Guaranteed
Ashley Zupkus
 
IRJET- Design of Fault Injection Technique for Digital HDL Models
IRJET- Design of Fault Injection Technique for Digital HDL ModelsIRJET- Design of Fault Injection Technique for Digital HDL Models
IRJET- Design of Fault Injection Technique for Digital HDL Models
IRJET Journal
 
Ad

More from Pankaj Singh (8)

Unified methodology for effective correlation of soc power
Unified methodology for effective correlation of soc powerUnified methodology for effective correlation of soc power
Unified methodology for effective correlation of soc power
Pankaj Singh
 
Thesis
ThesisThesis
Thesis
Pankaj Singh
 
Managing securityforautomotivesoc
Managing securityforautomotivesocManaging securityforautomotivesoc
Managing securityforautomotivesoc
Pankaj Singh
 
Panel:The secret of Indian leadership in Electronic Design skill... From Desi...
Panel:The secret of Indian leadership in Electronic Design skill... From Desi...Panel:The secret of Indian leadership in Electronic Design skill... From Desi...
Panel:The secret of Indian leadership in Electronic Design skill... From Desi...
Pankaj Singh
 
OVERCOMING KEY CHALLENGES OF TODAY'S COMPLEX SOC: PERFORMANCE OPTIMIZATION AN...
OVERCOMING KEY CHALLENGES OF TODAY'S COMPLEX SOC: PERFORMANCE OPTIMIZATION AN...OVERCOMING KEY CHALLENGES OF TODAY'S COMPLEX SOC: PERFORMANCE OPTIMIZATION AN...
OVERCOMING KEY CHALLENGES OF TODAY'S COMPLEX SOC: PERFORMANCE OPTIMIZATION AN...
Pankaj Singh
 
AMD_11th_Intl_SoC_Conf_UCI_Irvine
AMD_11th_Intl_SoC_Conf_UCI_IrvineAMD_11th_Intl_SoC_Conf_UCI_Irvine
AMD_11th_Intl_SoC_Conf_UCI_Irvine
Pankaj Singh
 
Power Optimization with Efficient Test Logic Partitioning for Full Chip Design
Power Optimization with Efficient Test Logic Partitioning for Full Chip DesignPower Optimization with Efficient Test Logic Partitioning for Full Chip Design
Power Optimization with Efficient Test Logic Partitioning for Full Chip Design
Pankaj Singh
 
FUSION APU & TRENDS/ CHALLENGES IN FUTURE SoC DESIGN
FUSION APU & TRENDS/ CHALLENGES IN FUTURE SoC DESIGNFUSION APU & TRENDS/ CHALLENGES IN FUTURE SoC DESIGN
FUSION APU & TRENDS/ CHALLENGES IN FUTURE SoC DESIGN
Pankaj Singh
 
Unified methodology for effective correlation of soc power
Unified methodology for effective correlation of soc powerUnified methodology for effective correlation of soc power
Unified methodology for effective correlation of soc power
Pankaj Singh
 
Thesis
ThesisThesis
Thesis
Pankaj Singh
 
Managing securityforautomotivesoc
Managing securityforautomotivesocManaging securityforautomotivesoc
Managing securityforautomotivesoc
Pankaj Singh
 
Panel:The secret of Indian leadership in Electronic Design skill... From Desi...
Panel:The secret of Indian leadership in Electronic Design skill... From Desi...Panel:The secret of Indian leadership in Electronic Design skill... From Desi...
Panel:The secret of Indian leadership in Electronic Design skill... From Desi...
Pankaj Singh
 
OVERCOMING KEY CHALLENGES OF TODAY'S COMPLEX SOC: PERFORMANCE OPTIMIZATION AN...
OVERCOMING KEY CHALLENGES OF TODAY'S COMPLEX SOC: PERFORMANCE OPTIMIZATION AN...OVERCOMING KEY CHALLENGES OF TODAY'S COMPLEX SOC: PERFORMANCE OPTIMIZATION AN...
OVERCOMING KEY CHALLENGES OF TODAY'S COMPLEX SOC: PERFORMANCE OPTIMIZATION AN...
Pankaj Singh
 
AMD_11th_Intl_SoC_Conf_UCI_Irvine
AMD_11th_Intl_SoC_Conf_UCI_IrvineAMD_11th_Intl_SoC_Conf_UCI_Irvine
AMD_11th_Intl_SoC_Conf_UCI_Irvine
Pankaj Singh
 
Power Optimization with Efficient Test Logic Partitioning for Full Chip Design
Power Optimization with Efficient Test Logic Partitioning for Full Chip DesignPower Optimization with Efficient Test Logic Partitioning for Full Chip Design
Power Optimization with Efficient Test Logic Partitioning for Full Chip Design
Pankaj Singh
 
FUSION APU & TRENDS/ CHALLENGES IN FUTURE SoC DESIGN
FUSION APU & TRENDS/ CHALLENGES IN FUTURE SoC DESIGNFUSION APU & TRENDS/ CHALLENGES IN FUTURE SoC DESIGN
FUSION APU & TRENDS/ CHALLENGES IN FUTURE SoC DESIGN
Pankaj Singh
 
Ad

Recently uploaded (20)

DED KOMINFO detail engginering design gedung
DED KOMINFO detail engginering design gedungDED KOMINFO detail engginering design gedung
DED KOMINFO detail engginering design gedung
nabilarizqifadhilah1
 
Slide share PPT of NOx control technologies.pptx
Slide share PPT of NOx control technologies.pptxSlide share PPT of NOx control technologies.pptx
Slide share PPT of NOx control technologies.pptx
vvsasane
 
Mode-Wise Corridor Level Travel-Time Estimation Using Machine Learning Models
Mode-Wise Corridor Level Travel-Time Estimation Using Machine Learning ModelsMode-Wise Corridor Level Travel-Time Estimation Using Machine Learning Models
Mode-Wise Corridor Level Travel-Time Estimation Using Machine Learning Models
Journal of Soft Computing in Civil Engineering
 
hypermedia_system_revisit_roy_fielding .
hypermedia_system_revisit_roy_fielding .hypermedia_system_revisit_roy_fielding .
hypermedia_system_revisit_roy_fielding .
NABLAS株式会社
 
ATAL 6 Days Online FDP Scheme Document 2025-26.pdf
ATAL 6 Days Online FDP Scheme Document 2025-26.pdfATAL 6 Days Online FDP Scheme Document 2025-26.pdf
ATAL 6 Days Online FDP Scheme Document 2025-26.pdf
ssuserda39791
 
01.คุณลักษณะเฉพาะของอุปกรณ์_pagenumber.pdf
01.คุณลักษณะเฉพาะของอุปกรณ์_pagenumber.pdf01.คุณลักษณะเฉพาะของอุปกรณ์_pagenumber.pdf
01.คุณลักษณะเฉพาะของอุปกรณ์_pagenumber.pdf
PawachMetharattanara
 
acid base ppt and their specific application in food
acid base ppt and their specific application in foodacid base ppt and their specific application in food
acid base ppt and their specific application in food
Fatehatun Noor
 
seninarppt.pptx1bhjiikjhggghjykoirgjuyhhhjj
seninarppt.pptx1bhjiikjhggghjykoirgjuyhhhjjseninarppt.pptx1bhjiikjhggghjykoirgjuyhhhjj
seninarppt.pptx1bhjiikjhggghjykoirgjuyhhhjj
AjijahamadKhaji
 
Control Methods of Noise Pollutions.pptx
Control Methods of Noise Pollutions.pptxControl Methods of Noise Pollutions.pptx
Control Methods of Noise Pollutions.pptx
vvsasane
 
Little Known Ways To 3 Best sites to Buy Linkedin Accounts.pdf
Little Known Ways To 3 Best sites to Buy Linkedin Accounts.pdfLittle Known Ways To 3 Best sites to Buy Linkedin Accounts.pdf
Little Known Ways To 3 Best sites to Buy Linkedin Accounts.pdf
gori42199
 
22PCOAM16 ML Unit 3 Full notes PDF & QB.pdf
22PCOAM16 ML Unit 3 Full notes PDF & QB.pdf22PCOAM16 ML Unit 3 Full notes PDF & QB.pdf
22PCOAM16 ML Unit 3 Full notes PDF & QB.pdf
Guru Nanak Technical Institutions
 
Autodesk Fusion 2025 Tutorial: User Interface
Autodesk Fusion 2025 Tutorial: User InterfaceAutodesk Fusion 2025 Tutorial: User Interface
Autodesk Fusion 2025 Tutorial: User Interface
Atif Razi
 
JRR Tolkien’s Lord of the Rings: Was It Influenced by Nordic Mythology, Homer...
JRR Tolkien’s Lord of the Rings: Was It Influenced by Nordic Mythology, Homer...JRR Tolkien’s Lord of the Rings: Was It Influenced by Nordic Mythology, Homer...
JRR Tolkien’s Lord of the Rings: Was It Influenced by Nordic Mythology, Homer...
Reflections on Morality, Philosophy, and History
 
ML_Unit_VI_DEEP LEARNING_Introduction to ANN.pdf
ML_Unit_VI_DEEP LEARNING_Introduction to ANN.pdfML_Unit_VI_DEEP LEARNING_Introduction to ANN.pdf
ML_Unit_VI_DEEP LEARNING_Introduction to ANN.pdf
rameshwarchintamani
 
2.3 Genetically Modified Organisms (1).ppt
2.3 Genetically Modified Organisms (1).ppt2.3 Genetically Modified Organisms (1).ppt
2.3 Genetically Modified Organisms (1).ppt
rakshaiya16
 
David Boutry - Specializes In AWS, Microservices And Python.pdf
David Boutry - Specializes In AWS, Microservices And Python.pdfDavid Boutry - Specializes In AWS, Microservices And Python.pdf
David Boutry - Specializes In AWS, Microservices And Python.pdf
David Boutry
 
Jacob Murphy Australia - Excels In Optimizing Software Applications
Jacob Murphy Australia - Excels In Optimizing Software ApplicationsJacob Murphy Australia - Excels In Optimizing Software Applications
Jacob Murphy Australia - Excels In Optimizing Software Applications
Jacob Murphy Australia
 
Uses of drones in civil construction.pdf
Uses of drones in civil construction.pdfUses of drones in civil construction.pdf
Uses of drones in civil construction.pdf
surajsen1729
 
Prediction of Flexural Strength of Concrete Produced by Using Pozzolanic Mate...
Prediction of Flexural Strength of Concrete Produced by Using Pozzolanic Mate...Prediction of Flexural Strength of Concrete Produced by Using Pozzolanic Mate...
Prediction of Flexural Strength of Concrete Produced by Using Pozzolanic Mate...
Journal of Soft Computing in Civil Engineering
 
Modeling the Influence of Environmental Factors on Concrete Evaporation Rate
Modeling the Influence of Environmental Factors on Concrete Evaporation RateModeling the Influence of Environmental Factors on Concrete Evaporation Rate
Modeling the Influence of Environmental Factors on Concrete Evaporation Rate
Journal of Soft Computing in Civil Engineering
 
DED KOMINFO detail engginering design gedung
DED KOMINFO detail engginering design gedungDED KOMINFO detail engginering design gedung
DED KOMINFO detail engginering design gedung
nabilarizqifadhilah1
 
Slide share PPT of NOx control technologies.pptx
Slide share PPT of NOx control technologies.pptxSlide share PPT of NOx control technologies.pptx
Slide share PPT of NOx control technologies.pptx
vvsasane
 
Mode-Wise Corridor Level Travel-Time Estimation Using Machine Learning Models
Mode-Wise Corridor Level Travel-Time Estimation Using Machine Learning ModelsMode-Wise Corridor Level Travel-Time Estimation Using Machine Learning Models
Mode-Wise Corridor Level Travel-Time Estimation Using Machine Learning Models
Journal of Soft Computing in Civil Engineering
 
hypermedia_system_revisit_roy_fielding .
hypermedia_system_revisit_roy_fielding .hypermedia_system_revisit_roy_fielding .
hypermedia_system_revisit_roy_fielding .
NABLAS株式会社
 
ATAL 6 Days Online FDP Scheme Document 2025-26.pdf
ATAL 6 Days Online FDP Scheme Document 2025-26.pdfATAL 6 Days Online FDP Scheme Document 2025-26.pdf
ATAL 6 Days Online FDP Scheme Document 2025-26.pdf
ssuserda39791
 
01.คุณลักษณะเฉพาะของอุปกรณ์_pagenumber.pdf
01.คุณลักษณะเฉพาะของอุปกรณ์_pagenumber.pdf01.คุณลักษณะเฉพาะของอุปกรณ์_pagenumber.pdf
01.คุณลักษณะเฉพาะของอุปกรณ์_pagenumber.pdf
PawachMetharattanara
 
acid base ppt and their specific application in food
acid base ppt and their specific application in foodacid base ppt and their specific application in food
acid base ppt and their specific application in food
Fatehatun Noor
 
seninarppt.pptx1bhjiikjhggghjykoirgjuyhhhjj
seninarppt.pptx1bhjiikjhggghjykoirgjuyhhhjjseninarppt.pptx1bhjiikjhggghjykoirgjuyhhhjj
seninarppt.pptx1bhjiikjhggghjykoirgjuyhhhjj
AjijahamadKhaji
 
Control Methods of Noise Pollutions.pptx
Control Methods of Noise Pollutions.pptxControl Methods of Noise Pollutions.pptx
Control Methods of Noise Pollutions.pptx
vvsasane
 
Little Known Ways To 3 Best sites to Buy Linkedin Accounts.pdf
Little Known Ways To 3 Best sites to Buy Linkedin Accounts.pdfLittle Known Ways To 3 Best sites to Buy Linkedin Accounts.pdf
Little Known Ways To 3 Best sites to Buy Linkedin Accounts.pdf
gori42199
 
22PCOAM16 ML Unit 3 Full notes PDF & QB.pdf
22PCOAM16 ML Unit 3 Full notes PDF & QB.pdf22PCOAM16 ML Unit 3 Full notes PDF & QB.pdf
22PCOAM16 ML Unit 3 Full notes PDF & QB.pdf
Guru Nanak Technical Institutions
 
Autodesk Fusion 2025 Tutorial: User Interface
Autodesk Fusion 2025 Tutorial: User InterfaceAutodesk Fusion 2025 Tutorial: User Interface
Autodesk Fusion 2025 Tutorial: User Interface
Atif Razi
 
JRR Tolkien’s Lord of the Rings: Was It Influenced by Nordic Mythology, Homer...
JRR Tolkien’s Lord of the Rings: Was It Influenced by Nordic Mythology, Homer...JRR Tolkien’s Lord of the Rings: Was It Influenced by Nordic Mythology, Homer...
JRR Tolkien’s Lord of the Rings: Was It Influenced by Nordic Mythology, Homer...
Reflections on Morality, Philosophy, and History
 
ML_Unit_VI_DEEP LEARNING_Introduction to ANN.pdf
ML_Unit_VI_DEEP LEARNING_Introduction to ANN.pdfML_Unit_VI_DEEP LEARNING_Introduction to ANN.pdf
ML_Unit_VI_DEEP LEARNING_Introduction to ANN.pdf
rameshwarchintamani
 
2.3 Genetically Modified Organisms (1).ppt
2.3 Genetically Modified Organisms (1).ppt2.3 Genetically Modified Organisms (1).ppt
2.3 Genetically Modified Organisms (1).ppt
rakshaiya16
 
David Boutry - Specializes In AWS, Microservices And Python.pdf
David Boutry - Specializes In AWS, Microservices And Python.pdfDavid Boutry - Specializes In AWS, Microservices And Python.pdf
David Boutry - Specializes In AWS, Microservices And Python.pdf
David Boutry
 
Jacob Murphy Australia - Excels In Optimizing Software Applications
Jacob Murphy Australia - Excels In Optimizing Software ApplicationsJacob Murphy Australia - Excels In Optimizing Software Applications
Jacob Murphy Australia - Excels In Optimizing Software Applications
Jacob Murphy Australia
 
Uses of drones in civil construction.pdf
Uses of drones in civil construction.pdfUses of drones in civil construction.pdf
Uses of drones in civil construction.pdf
surajsen1729
 
Prediction of Flexural Strength of Concrete Produced by Using Pozzolanic Mate...
Prediction of Flexural Strength of Concrete Produced by Using Pozzolanic Mate...Prediction of Flexural Strength of Concrete Produced by Using Pozzolanic Mate...
Prediction of Flexural Strength of Concrete Produced by Using Pozzolanic Mate...
Journal of Soft Computing in Civil Engineering
 
Modeling the Influence of Environmental Factors on Concrete Evaporation Rate
Modeling the Influence of Environmental Factors on Concrete Evaporation RateModeling the Influence of Environmental Factors on Concrete Evaporation Rate
Modeling the Influence of Environmental Factors on Concrete Evaporation Rate
Journal of Soft Computing in Civil Engineering
 

Qualifying a high performance memory subsysten for Functional Safety

  • 1. Qualifying a high performance Memory subsystem for Functional Safety Pankaj Singh CDNLive Bangalore August 29, 2019
  • 2. 2 © 2019 Cadence Design Systems, Inc. All rights reserved. Safety Verification Challenges • Functional Safety (FuSa) sometimes starts late and may not be an integral part of the development cycle. • Verification environment/testcases development takes effort for FuSA • Manual approach of Safety architecture/requirement analysis is iterative process and prone to error. • Significant Scaling of Simulation and Analysis Is Required to Meet Regulatory Standards • Fault Simulation tool flow needs to integrated/automated to run regression • Gaps in Safety Verification of Analog design6 1 4 3 2 5
  • 3. 3 © 2019 Cadence Design Systems, Inc. All rights reserved. Reuse of Functional Testbench/Testcases for Functional Safety Simulations Early start of FuSa along with Systematic verification Reuse of verification environment/parametrized testcasesReuse of verification environment/parametrized testcases 1 2 PVPL: Product Verification Plan PVS: Product Verification Spec FuSs: Functional Safety
  • 4. 4 © 2019 Cadence Design Systems, Inc. All rights reserved. LPDD4 FMEDA Details • Initial focus was to target modules with higher FIT rate . • Full Regression at Early stage gives good picture on Diagnostic Coverage. • Limitations: • No integration with design date for accuracy of details. The result update to FMEDA sheet is time consuming and prone to manual error. FMEDA: Failure Mode, Effects and Diagnostic Analysis FIT: Failure in Time
  • 5. 5 © 2019 Cadence Design Systems, Inc. All rights reserved. vManager Safety Planner App – High Level FM’s Generate Report Filter Options ✓ Web enabled Safety Planner App can overcome limitation of manual error and also improve accuracy due to design data input . ✓ Supports FMEDA Analysis/update to define the safety architecture (SM) and safety requirements. ✓ Supports Verification of the FMEDA by means of fault injection and formal analysis 3
  • 6. 6 © 2019 Cadence Design Systems, Inc. All rights reserved. Significant Scaling of Simulation and Analysis Is Required to Meet Regulatory Standards Functional Simulations Fault Injection Simulations SPFM LFM ASIL B ≥ 90 % ≥ 60 % ASIL C ≥ 97 % ≥ 80 % ASIL D ≥ 99 % ≥ 90 % TARGET Jasper FSV fault analysis/optimization FST step removes untestable faults ASIL: Automotive Safety Integrity Level
  • 7. 7 © 2019 Cadence Design Systems, Inc. All rights reserved. FSV Structural Analysis Techniques • Out-of-COI Analysis • A fault node outside the Cone-of-Influence (COI) has no physical connection to the functional strobe(s) • Fault is Untestable (Safe)! • Activatable Analysis • A SA0/1 fault injected on a node which is constant 0/1 cannot be activated • Fault is Unactivatable (Safe)! • Propagatable Analysis • A fault that is activated and in COI, but cannot be observed on the functional strobe • Fault is Unpropagatable (Safe)! Strobe OOCOI Strobe Barrier Unprop Unact Const Dangerous Fault Safe Fault
  • 8. 8 © 2019 Cadence Design Systems, Inc. All rights reserved. Fault Analysis and Optimization Functional Safety Verification Timeline Optimized Fault list • FSV Analysis Optimization: ✓ Cone-Of-Influence of Outfunctional strobes ✓ Unactivatable due to constants ✓ Unactivatable due to design ✓ Unpropagatable to functional strobes Controller: Fault targets – 138K total → Optimized to 58,504 PHY: Fault targets – 241K total→ Optimized to 73,835 4 • Other Techniques based on design knowledge/Analysis: ✓ Duplicated instances removal ✓ Bus reduction: If Some bits with same fault type (SA0/SA1) are covered, other bits could be waived ✓ Bist & Debug mode related functionality ✓ Redundant Logic removal
  • 9. 9 © 2019 Cadence Design Systems, Inc. All rights reserved. Testbenh (SystemVerilog, ‘e’, SystemC, etc) Fault List/Control File Fault Machine Simulation Elaboration (Instrumenting) Fault Campaign Data Fault Campaign Resutls (Detected, undetected, partially detected) Fault report generation (Total detected, undetected, etc.) Good Machine data and fault set Design (Verilog, VHDL, SVD) Good Machine Simulation Fault Machine SimulationFault Machine Simulation (1…N) Fault commands and control LPDDR4 Statistical Fault Regression Flow Stastical Fault simulation DDRTestCases T 1 T n Representative Faults FMEDAEstimates FaultSimulation ANALYSIS&Actions Safety Verification Report • #1 Compile and elaborate • Specify the target area for fault injection • #2 Execute a good simulation • Specify strobe information to generate the good machine data • #3 Execute N fault runs • N is number of nodes in the fault list • #4 Generate a report from the fault campaign • Merge all fault runs in a single, cumulative report 5 vManager Safety Client (mdv/AGILE/18.03.001) Xcelium Simulator (xcelium/AGILE/18.03.001) ™ ™
  • 10. 10 © 2019 Cadence Design Systems, Inc. All rights reserved. Working Effort – Burning of NC &DU Faults • NC does not mean SAFE ! • If functionality is not active, fault would not impact F-O • Fault on target must be propagated to functional output as much as possible • DU does not mean DANGEROUS ! • Fault simulation time == Good simulation time • Timeout threshold is too large to count up over threshold • Duration of good sim + 20% margin NC DU Develop test to cover function DU Set Proper Checker DD Set Proper Checker Analysis fault Develop test and enable proper checker function Run regression & collect DD list Update waiver list according to fault reduce rule DC < 99 % Safety verification Functional coverage + Code coverage + Diagnostic coverage Record DD list to reduce fault simulation run number DD: Dangerous Detected DU: Dangerous Undetected NC: No Convergence
  • 11. 11 © 2019 Cadence Design Systems, Inc. All rights reserved. Sample Fault Grade Report
  • 12. 12 © 2019 Cadence Design Systems, Inc. All rights reserved. Safety Verification of Analog Modules • Analog Fault injection for LPDDR4: Not done. netlist test Defect / Fault list Coverage summary Defect / Fault status Pass/Fail results These are the three deliverables specified by the standard Simulate test on original circuit Enumerate defect & fault list and weights Simulate test on defective/faulty circuits Report coverage netlist2 netlistm netlist1 P2427: Standard for Analog Defect Modelling & Coverage P2427 specifies Analog defects and coverage Gap 6 Reference[1]
  • 13. 13 © 2019 Cadence Design Systems, Inc. All rights reserved. Category Location Degree Root causes DC short Same layer Low resistance Dust High resistance Stringer Between layers Low resistance Missing oxide DC open Resistive High resistance Partial contact Complete Infinite resistance Missing contact Missing geometry AC coupling Same layer >2X design value OPC distortion Between layers >2X design value Oxide thinning Leakage PN junction ESD Dust Gate oxide Local weakness in thin oxide layer Stuck-on Undercut gate ESD Stuck-off Thick oxide Extreme variation > Specified DF_PDK (Deviation Factor) to specification or process corner Mouse bite Blob The standard does not mandate a particular defect model to be used, but it does mandate the model description to be part of coverage report Defects Commonly Observed in Silicon and Targeted by Manufacturing Tests dg_short gs_short ds_short d_open g_open Defect Identification Defect Identification Defect Defect Identification Defect Simulation Coverage Defect Identification Defect Simulation Coverage Analysis Defect Simulation Coverage Analysis Legato™ platform Environment developed in alignment with IEEE P2427 Reference[2] Analog Defect Modelling
  • 14. 14 © 2019 Cadence Design Systems, Inc. All rights reserved. – Schematic netlists (no layouts) – Process files: typical, SS, SF, FS, FF – Specifications, with limits, only for 3.3 volt operation at 27C OPAMP• 77 Hard defects (after collapsing) – 43 shorts : 3 per MOS transistor, 1 per diode, C, R (JFET) – 34 opens: 2 per MOS transistor, 1 per diode, C, R (JFET) • Defect Models. Short: 200 Ω. Open: 1 GΩ Defect type Defect Model Detected defects # Undetectab le Defects # Undetected Defects # Detectable Coverage (%) Weightin g algorithm Corner( s) Test conditions Short 200 Ω 34 0 9 81 None Fast/Slo w Input: 1 MHz 0.5V sine, 1.65 V bias, via 10 kOpen 1 GΩ 17 0 17 50 none Fast/Slo w Coverage Report Note: Soft and parametric defect injection is not supported yet in the official release Reference[2] Example: Op-Amp From ITC’17 Benchmarks
  • 15. 15 © 2019 Cadence Design Systems, Inc. All rights reserved. LPPDDR4 Safety Verification Summary ✓ Avoid traditional approach of starting functional safety after functional verification : Iterative and expensive development phase ✓ Functional Safety Need to be Architected and not added later. ✓ Safety Analysis must start prior to implementation. ‘Design for safety/verification’ ✓ Reuse & Synergize : Nominal and Functional Safety Verification. ✓ Fault optimization with formal and other techniques is necessary to overcome challenges with scaling simulation and analysis. ✓ Integrated push button fault simulation flow is need of hour and saves verification engineers time. ✓ Analog defect modelling and coverage can be performed based on IEEE P2427. IP REQ Customer REQ App Assumption FuSA Concept FMEA FMEDA Functional Verification (Systematic) Digital P V P L P V S Design Update (Safety Mech) ✓Architecture→ ✓Product→ ✓Design ✓FailureModes ✓ASIL REQ ✓FailureMode → Safety Mechanism ✓DC(ASIL) ✓PVPL:Product Verif. Plan ✓Verifiability ✓Verification Assignment. ✓Verification Domain ✓PVS: Product Verif. Spec ✓Verif Strategy Safety (Random) Verification: Formal/Dynamic ✓Qualitative Verification (Fault injection) of Safety Mechanism ✓Functional Verification (Systematic) Closure Safety Metric Verification Report ✓Statistical (Fault injection) Verification ✓Analysis SAFETY ANALYSIS/ Fault Optimization Analog DESIGN Fault Campaign Mgmt 1 2 3 46 5
  • 16. 16 © 2019 Cadence Design Systems, Inc. All rights reserved. Safety-Compliance IP : Requirement for Automotive Application ASIL-D/C ASIL-D/C ASIL-D/C ® ISO 26262 Functional Safety Is Critical to the Success of Autonomous Vehicles Being Designed Today
  • 17. 17 © 2019 Cadence Design Systems, Inc. All rights reserved. Acknowledgements DDR IP Safety Team – Mingyang Zhu – YJ Patil – James Yang – Siva Prasad – Pranesh M – Tony Vu – Tobing Soebroto Guidance on Automotive Safety Standards/tools/flow – Mangesh Pande-Safety Verification tools/flow – Pradeep Bagavathiappan –Jasper – Amit Bajaj: P2427 – Brian Taylor: ISO26262 Helping Me Tell Our Story – Thomas Wong
  • 18. 18 © 2019 Cadence Design Systems, Inc. All rights reserved. References 1. Using IEEE P2427 to measure the coverage of analog tests. European Test Symposium (ETS) May 2019, Baden Baden, Germany, Vladimir Zivkovic (Cadence), Jeff Rearick(AMD) 2. Legato™ Reliability Solution ADE/Spectre Fault Simulation. Cadence Customer Presentation. Walter Hartong , Jianhe Guo 3. Functional Safety Workshop. Stefano Lorenzini, Mangesh Pande, Joerg Mueller Thank you
  • 19. © 2019 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.
  翻译：