SlideShare a Scribd company logo
Advances and Applications in Mathematical Sciences
Volume 18, Issue 9, July 2019, Pages 893-900
© 2019 Mili Publications
2010 Mathematics Subject Classification: 81V65, 03D15, 13Pxx.
Keywords: Median filter; Quantum-dot cellular automata; Nanotechnology; QCA Designer.
Received November 13, 2018; Accepted January 7, 2019
DESIGN OF MEDIAN FILTER IN QUANTUM-DOT
CELLULAR AUTOMATA FOR IMAGE PROCESSING
APPLICATIONS
BANDAN KUMAR BHOI1, NEERAJ KUMAR MISRA2,
IPSITA DASH1, SONALI PANDA1 and ANKITA PATRA1
1Department of Electronics and Telecommunication Engineering
Veer Surendra Sai University of Technology
Burla, 768018, Odisha, India
E-mail: bkbhoi_etc@vssut.ac.in
2Department of Electronics and Communication Engineering
Bharat Institute of Engineering and Technology
Hyderabad 501510, India
E-mail: neeraj.mishra3@gmail.com
Abstract
In this paper, a new layout of the median filter by using Quantum-dot cellular automata
(QCA) is designed. This filter is designed using one hot encoding technique. A new algorithm
for designing median filter is proposed using majority logic. The 1-bit median finding
architecture occupies area of 0.05 µm2, with a delay of 0.5 clk. The proposed median finding
architecture is also extended to higher bit sizes with optimized performance. The uniqueness of
our n-bit median finding architecture is that for any bit size the delay for finding the median
value is same which is 0.5 clk because every majority gates are working independently.
Therefore for faster operation, this majority logic-based technology is highly congruous. All the
QCA circuits are implemented in QCA Designer software.
1. Introduction
Median filtering is basically used in image processing applications which
are basically used for the noise reduction in the image. The pixels of the
image are sorted, and the middle position of that sorted value is known as the
median. These pixels of the image are replaced by its median value [1]. There
are different types of sorting algorithms like quick sort, bubble sort, etc. are
B. K. BHOI, N. K. MISRA, I. DASH, S. PANDA and A. PATRA
Advances and Applications in Mathematical Sciences, Volume 18, Issue 9, July 2019
894
present. But these sorting algorithms are not very much efficient in designing
hardware. Here we proposed a new algorithm using majority logic for finding
the median which is very much efficient and fast in operation. The basics of
QCA and an algorithm for the median filter using QCA are described in
section 2 and section 3 respectively. Finally, the conclusion is presented in
section 4.
2. QCA Basics
Quantum-dot cellular automata (QCA) is a technique which consists of an
array of cells & each cell contains four quantum dots which are arranged in a
square pattern. The cell consists of two mobile electrons that can tunnel
between the dots [2][3]. Electrons cannot be tunneled out due to the potential
barriers between the cells. Here data are moved from one point to another of
the cells by transferring its polarization value. In this polarization state ‘-1’
refers to logic ‘0’ and ‘’+1’ refers to logic ‘1’. Some universal gates like majority
gate & inverter have been made by using QCA [4-8]. If one value among the
inputs of the majority gate is given by ‘0’ then it will behave like an AND
gate. Similarly, if one value among the inputs of the majority gate is given by
‘1’, then it will behave like an ‘OR’ gate. The QCA inverter can be
implemented by different types of cell configuration. The QCA wire can be
constructed by connecting the QCA cells back to back. Figure 1a shows QCA
cells, Figure 1b shows majority gate, Figure 1c shows inverter and Figure 1c
shows binary wire [9-12].
Figure 1. QCA basics (a) QCA cell (b) majority gate (c) inverter (d) binary
wire.
3. Proposed Median Filter Architecture
Here a new architecture for finding the median is proposed. Figure 2 shows
the median finding and encoding diagrams. Here, for example, 3×3 size
DESIGN OF MEDIAN FILTER IN QUANTUM-DOT 
Advances and Applications in Mathematical Sciences, Volume 18, Issue 9, July 2019
895
matrix is considered with nine numbers present. The maximum size of each
number is considered as a maximum of 4-bit in size. Here the numbers are in
the ascending order as 2, 3, 4, 6, 7, 8, 10, 12, and 15. By using one-hot
encoding method, a median filter has been designed. By using this method,
the input data can be decoded without using the decoder.
Figure 2. The median finding of a 3×3 matrix.
Figure 3. Median finding one hot encoding.
B. K. BHOI, N. K. MISRA, I. DASH, S. PANDA and A. PATRA
Advances and Applications in Mathematical Sciences, Volume 18, Issue 9, July 2019
896
Figure 4. Median Filter architecture for each bit using Majority Gates.
Here every number is represented by one hot encoding, for example, 2 digit
can be written as “0000000000000011”. Here 16 numbers digits are present in
encoded data, for making of all possible combinations of 4-bit size number.
Similarly, 8 digits can be represented as “0000000011111111”. Similarly, all
the numbers are entered in one hot encoding format. Now in each column,
nine numbers of bits are present. In each column, the majority number, i.e., 1
or 0 is selected. The majority value of each column will be the median value of
the input nine numbers. This circuit can be suitably designed with majority-
logic based circuits such as Quantum-dot cellular automata. Figure 4 shows
the majority gates based circuit to find out a lower bit of final median (i.e., Y
[0] in this case). Figure 5 shows the QCA layout of the median filter
architecture for a single column of Figure 4. For this column, four numbers of
majority gates are needed. Therefore designing 4-bit numbers median
architecture needs 144 (i.e., 16×9) numbers of majority gate. The advantage
of this architecture is that all columns can find its value independently.
Therefore the Median value can be generated, with a clock delay of single
column gates. Here I[0] to I[8] are input numbers of any single column, and
Y[0] is an output value of that column.
DESIGN OF MEDIAN FILTER IN QUANTUM-DOT 
Advances and Applications in Mathematical Sciences, Volume 18, Issue 9, July 2019
897
Figure 5. QCA layout of Majority gate based Median finding architecture.
4. Result Analysis
The result of the median filter layout simulation is displayed in Figure 6.
From the simulation result, it can be verified that there is a delay or 0.5
clocks. Figure 7 shows the QCA layout of the 4-bit numbers median finding
architecture. The cell complexity, area and delay analysis of the proposed
architecture are shown in below Table 1.
In this table for 1-bit architecture only 4 numbers of majority gates
needed, with a delay of 0.5clk. For designing 2-bit architecture 16 numbers of
majority gates needed with a delay of 0.5 clk. The 4-bit architecture needed
64 numbers of majority gates with a delay of 0.5 clk. Similarly n-bit
architecture have 4×2n number of majority gates with a constant delay of 0.5
clk. From the result of Table 1, it can be concluded that proposed architecture
has achieved greater performance in speed, compared to other parameters
when the size of the architectures are increasing, because the delay is
constant irrespective of the size.
B. K. BHOI, N. K. MISRA, I. DASH, S. PANDA and A. PATRA
Advances and Applications in Mathematical Sciences, Volume 18, Issue 9, July 2019
898
Figure 6. Simulation result of a majority output of a single column.
Table 1. Result analysis of the median finding QCA layouts.
Median
filter
Number of
Majority gates
Number of
Cells
Total Area Delay
1-bit 04 21 0.05µm2 0.5 clk
2-bit 16 84 0.2 µm2 0.5 clk
4-bit 64 336 0.8 µm2 0.5clk
8-bit 1024 5376 12.80 µm2 0.5 clk
DESIGN OF MEDIAN FILTER IN QUANTUM-DOT 
Advances and Applications in Mathematical Sciences, Volume 18, Issue 9, July 2019
899
Figure 7. QCA layout of 4-bit numbers median finding architecture.
5. Conclusion
In this chapter, a new median filter is designed using majority logic-based
technology. One hot encoding technique is used in the proposed architecture,
which consumes low power compared to a binary encoding technique. The
proposed n-bit median filter layout requires 4×2n numbers of majority gates.
This filter can be used in image processing and any median finding related
applications.
B. K. BHOI, N. K. MISRA, I. DASH, S. PANDA and A. PATRA
Advances and Applications in Mathematical Sciences, Volume 18, Issue 9, July 2019
900
References
[1] T. Chen, T., Ma, K.K. and L.H. Chen, Tri-state median filter for image denoising. IEEE
Transactions on Image processing, 8(12) (1999), 1834-1838.
[2] Craig S Lent, P. Douglas Tougaw, Wolfgang Porod, and Gary H. Bernstein, Quantum
cellular automata, Nanotechnology 4, no. 1 (1993): 49.
[3] Lent, Craig S., and P. Douglas Tougaw, A device architecture for computing with
quantum dots, Proceedings of the IEEE 85(4) (1997), 541-557.
[4] Jadav Chandra Das and Debashis De, Reversible comparator design using quantum dot-
cellular automata. IETE Journal of Research 62(3) (2016), 323-330.
[5] Arman Roohi, Ramtin Zand, Shaahin Angizi and Ronald F. Demara, A parity-preserving
reversible QCA gate with self-checking cascadable resiliency, IEEE Transactions on
emerging topics in computing (2016), In Press.
[6] M. Rafiq Beigh, and M. Mustafa, Design and simulation of efficient code converter
circuits for Quantum-Dot cellular automata. Journal of Computational and Theoretical
Nanoscience 11(12) (2014), 2564-2569.
[7] Jadav Chandra Das and Debashis De, Reversible binary to grey and grey to binary code
converter using QCA, IETE Journal of Research 61(3) (2015), 223-229.
[8] Ehsan Taher Karkaj and Saeed Rasouli Heikalabad, Binary to gray and gray to binary
converter in quantum-dot cellular automata, Optik 130 (2017), 981-989.
[9] Jadav Chandra Das and Debashis De, Novel low power reversible binary incrementer
design using quantum-dot cellular automata, Microprocessors and Microsystems 42
(2016), 10-23.
[10] CS Lent, B. Isaksen, Clocked molecular quantum-dot cellular automata, IEEE
Transactions on Electron Devices. 50, (2003), 1890-1895.
[11] Konrad Walus, Timothy J. Dysart, Graham A. Jullien and R. Arief Budiman.
QCADesigner: A rapid design and simulation tool for quantum-dot cellular automata,
IEEE transactions on nanotechnology 3(1) (2004), 26-31.
[12] Angizi, Shaahin, Esam Alkaldy, Nader Bagherzadeh and Keivan Navi. Novel robust
single layer wire crossing approach for exclusive or sum of products logic design with
quantum-dot cellular automata, Journal of Low Power Electronics 10(2) (2014), 259-271.
Ad

More Related Content

Similar to DESIGN OF MEDIAN FILTER IN QUANTUM-DOT CELLULAR AUTOMATA FOR IMAGE PROCESSING APPLICATIONS (20)

Novel conservative reversible error control circuits based on molecular QCA
Novel conservative reversible error control circuits based on molecular QCANovel conservative reversible error control circuits based on molecular QCA
Novel conservative reversible error control circuits based on molecular QCA
VIT-AP University
 
Investigating the Performance of NoC Using Hierarchical Routing Approach
Investigating the Performance of NoC Using Hierarchical Routing ApproachInvestigating the Performance of NoC Using Hierarchical Routing Approach
Investigating the Performance of NoC Using Hierarchical Routing Approach
IJERA Editor
 
Investigating the Performance of NoC Using Hierarchical Routing Approach
Investigating the Performance of NoC Using Hierarchical Routing ApproachInvestigating the Performance of NoC Using Hierarchical Routing Approach
Investigating the Performance of NoC Using Hierarchical Routing Approach
IJERA Editor
 
Power and Delay Analysis of Logic Circuits Using Reversible Gates
Power and Delay Analysis of Logic Circuits Using Reversible GatesPower and Delay Analysis of Logic Circuits Using Reversible Gates
Power and Delay Analysis of Logic Circuits Using Reversible Gates
RSIS International
 
PARALLEL BIJECTIVE PROCESSING OF REGULAR NANO SYSTOLIC GRIDS VIA CARBON FIELD...
PARALLEL BIJECTIVE PROCESSING OF REGULAR NANO SYSTOLIC GRIDS VIA CARBON FIELD...PARALLEL BIJECTIVE PROCESSING OF REGULAR NANO SYSTOLIC GRIDS VIA CARBON FIELD...
PARALLEL BIJECTIVE PROCESSING OF REGULAR NANO SYSTOLIC GRIDS VIA CARBON FIELD...
ijcsit
 
Low-Cost Synthesis Approach for Reversible Authenticator Circuits in QCA Envi...
Low-Cost Synthesis Approach for Reversible Authenticator Circuits in QCA Envi...Low-Cost Synthesis Approach for Reversible Authenticator Circuits in QCA Envi...
Low-Cost Synthesis Approach for Reversible Authenticator Circuits in QCA Envi...
VIT-AP University
 
Optimized Layout Design of Priority Encoder using 65nm Technology
Optimized Layout Design of Priority Encoder using 65nm TechnologyOptimized Layout Design of Priority Encoder using 65nm Technology
Optimized Layout Design of Priority Encoder using 65nm Technology
IJEEE
 
Design of 16 bit low power processor using clock gating technique 2-3
Design of 16 bit low power processor using clock gating technique 2-3Design of 16 bit low power processor using clock gating technique 2-3
Design of 16 bit low power processor using clock gating technique 2-3
IAEME Publication
 
A NEW PARALLEL MATRIX MULTIPLICATION ALGORITHM ON HEX-CELL NETWORK (PMMHC) US...
A NEW PARALLEL MATRIX MULTIPLICATION ALGORITHM ON HEX-CELL NETWORK (PMMHC) US...A NEW PARALLEL MATRIX MULTIPLICATION ALGORITHM ON HEX-CELL NETWORK (PMMHC) US...
A NEW PARALLEL MATRIX MULTIPLICATION ALGORITHM ON HEX-CELL NETWORK (PMMHC) US...
ijcsit
 
A NEW PARALLEL MATRIX MULTIPLICATION ALGORITHM ON HEX-CELL NETWORK (PMMHC) US...
A NEW PARALLEL MATRIX MULTIPLICATION ALGORITHM ON HEX-CELL NETWORK (PMMHC) US...A NEW PARALLEL MATRIX MULTIPLICATION ALGORITHM ON HEX-CELL NETWORK (PMMHC) US...
A NEW PARALLEL MATRIX MULTIPLICATION ALGORITHM ON HEX-CELL NETWORK (PMMHC) US...
AIRCC Publishing Corporation
 
A New Parallel Matrix Multiplication Algorithm on Hex-Cell Network (PMMHC) Us...
A New Parallel Matrix Multiplication Algorithm on Hex-Cell Network (PMMHC) Us...A New Parallel Matrix Multiplication Algorithm on Hex-Cell Network (PMMHC) Us...
A New Parallel Matrix Multiplication Algorithm on Hex-Cell Network (PMMHC) Us...
AIRCC Publishing Corporation
 
Stochastic Computing Correlation Utilization in Convolutional Neural Network ...
Stochastic Computing Correlation Utilization in Convolutional Neural Network ...Stochastic Computing Correlation Utilization in Convolutional Neural Network ...
Stochastic Computing Correlation Utilization in Convolutional Neural Network ...
TELKOMNIKA JOURNAL
 
Regular clocking scheme based design of cost-efficient comparator in QCA
Regular clocking scheme based design of cost-efficient comparator in QCARegular clocking scheme based design of cost-efficient comparator in QCA
Regular clocking scheme based design of cost-efficient comparator in QCA
nooriasukmaningtyas
 
Design of magnetic dipole based 3D integration nano-circuits for future elect...
Design of magnetic dipole based 3D integration nano-circuits for future elect...Design of magnetic dipole based 3D integration nano-circuits for future elect...
Design of magnetic dipole based 3D integration nano-circuits for future elect...
VIT-AP University
 
Design and Implementation Of Packet Switched Network Based RKT-NoC on FPGA
Design and Implementation Of Packet Switched Network Based RKT-NoC on FPGADesign and Implementation Of Packet Switched Network Based RKT-NoC on FPGA
Design and Implementation Of Packet Switched Network Based RKT-NoC on FPGA
IJERA Editor
 
A fast fpga based architecture for measuring the distance between
A fast fpga based architecture for measuring the distance betweenA fast fpga based architecture for measuring the distance between
A fast fpga based architecture for measuring the distance between
IAEME Publication
 
Control chart pattern recognition using k mica clustering and neural networks
Control chart pattern recognition using k mica clustering and neural networksControl chart pattern recognition using k mica clustering and neural networks
Control chart pattern recognition using k mica clustering and neural networks
ISA Interchange
 
Design and Implementation of 16-bit Arithmetic Logic Unit using Quantum dot C...
Design and Implementation of 16-bit Arithmetic Logic Unit using Quantum dot C...Design and Implementation of 16-bit Arithmetic Logic Unit using Quantum dot C...
Design and Implementation of 16-bit Arithmetic Logic Unit using Quantum dot C...
IJERA Editor
 
Design of Power Efficient 4x4 Multiplier Based On Various Power Optimizing Te...
Design of Power Efficient 4x4 Multiplier Based On Various Power Optimizing Te...Design of Power Efficient 4x4 Multiplier Based On Various Power Optimizing Te...
Design of Power Efficient 4x4 Multiplier Based On Various Power Optimizing Te...
Associate Professor in VSB Coimbatore
 
5. CNTFET-based design of ternary.pdf
5. CNTFET-based design of ternary.pdf5. CNTFET-based design of ternary.pdf
5. CNTFET-based design of ternary.pdf
Raghu Vamsi
 
Novel conservative reversible error control circuits based on molecular QCA
Novel conservative reversible error control circuits based on molecular QCANovel conservative reversible error control circuits based on molecular QCA
Novel conservative reversible error control circuits based on molecular QCA
VIT-AP University
 
Investigating the Performance of NoC Using Hierarchical Routing Approach
Investigating the Performance of NoC Using Hierarchical Routing ApproachInvestigating the Performance of NoC Using Hierarchical Routing Approach
Investigating the Performance of NoC Using Hierarchical Routing Approach
IJERA Editor
 
Investigating the Performance of NoC Using Hierarchical Routing Approach
Investigating the Performance of NoC Using Hierarchical Routing ApproachInvestigating the Performance of NoC Using Hierarchical Routing Approach
Investigating the Performance of NoC Using Hierarchical Routing Approach
IJERA Editor
 
Power and Delay Analysis of Logic Circuits Using Reversible Gates
Power and Delay Analysis of Logic Circuits Using Reversible GatesPower and Delay Analysis of Logic Circuits Using Reversible Gates
Power and Delay Analysis of Logic Circuits Using Reversible Gates
RSIS International
 
PARALLEL BIJECTIVE PROCESSING OF REGULAR NANO SYSTOLIC GRIDS VIA CARBON FIELD...
PARALLEL BIJECTIVE PROCESSING OF REGULAR NANO SYSTOLIC GRIDS VIA CARBON FIELD...PARALLEL BIJECTIVE PROCESSING OF REGULAR NANO SYSTOLIC GRIDS VIA CARBON FIELD...
PARALLEL BIJECTIVE PROCESSING OF REGULAR NANO SYSTOLIC GRIDS VIA CARBON FIELD...
ijcsit
 
Low-Cost Synthesis Approach for Reversible Authenticator Circuits in QCA Envi...
Low-Cost Synthesis Approach for Reversible Authenticator Circuits in QCA Envi...Low-Cost Synthesis Approach for Reversible Authenticator Circuits in QCA Envi...
Low-Cost Synthesis Approach for Reversible Authenticator Circuits in QCA Envi...
VIT-AP University
 
Optimized Layout Design of Priority Encoder using 65nm Technology
Optimized Layout Design of Priority Encoder using 65nm TechnologyOptimized Layout Design of Priority Encoder using 65nm Technology
Optimized Layout Design of Priority Encoder using 65nm Technology
IJEEE
 
Design of 16 bit low power processor using clock gating technique 2-3
Design of 16 bit low power processor using clock gating technique 2-3Design of 16 bit low power processor using clock gating technique 2-3
Design of 16 bit low power processor using clock gating technique 2-3
IAEME Publication
 
A NEW PARALLEL MATRIX MULTIPLICATION ALGORITHM ON HEX-CELL NETWORK (PMMHC) US...
A NEW PARALLEL MATRIX MULTIPLICATION ALGORITHM ON HEX-CELL NETWORK (PMMHC) US...A NEW PARALLEL MATRIX MULTIPLICATION ALGORITHM ON HEX-CELL NETWORK (PMMHC) US...
A NEW PARALLEL MATRIX MULTIPLICATION ALGORITHM ON HEX-CELL NETWORK (PMMHC) US...
ijcsit
 
A NEW PARALLEL MATRIX MULTIPLICATION ALGORITHM ON HEX-CELL NETWORK (PMMHC) US...
A NEW PARALLEL MATRIX MULTIPLICATION ALGORITHM ON HEX-CELL NETWORK (PMMHC) US...A NEW PARALLEL MATRIX MULTIPLICATION ALGORITHM ON HEX-CELL NETWORK (PMMHC) US...
A NEW PARALLEL MATRIX MULTIPLICATION ALGORITHM ON HEX-CELL NETWORK (PMMHC) US...
AIRCC Publishing Corporation
 
A New Parallel Matrix Multiplication Algorithm on Hex-Cell Network (PMMHC) Us...
A New Parallel Matrix Multiplication Algorithm on Hex-Cell Network (PMMHC) Us...A New Parallel Matrix Multiplication Algorithm on Hex-Cell Network (PMMHC) Us...
A New Parallel Matrix Multiplication Algorithm on Hex-Cell Network (PMMHC) Us...
AIRCC Publishing Corporation
 
Stochastic Computing Correlation Utilization in Convolutional Neural Network ...
Stochastic Computing Correlation Utilization in Convolutional Neural Network ...Stochastic Computing Correlation Utilization in Convolutional Neural Network ...
Stochastic Computing Correlation Utilization in Convolutional Neural Network ...
TELKOMNIKA JOURNAL
 
Regular clocking scheme based design of cost-efficient comparator in QCA
Regular clocking scheme based design of cost-efficient comparator in QCARegular clocking scheme based design of cost-efficient comparator in QCA
Regular clocking scheme based design of cost-efficient comparator in QCA
nooriasukmaningtyas
 
Design of magnetic dipole based 3D integration nano-circuits for future elect...
Design of magnetic dipole based 3D integration nano-circuits for future elect...Design of magnetic dipole based 3D integration nano-circuits for future elect...
Design of magnetic dipole based 3D integration nano-circuits for future elect...
VIT-AP University
 
Design and Implementation Of Packet Switched Network Based RKT-NoC on FPGA
Design and Implementation Of Packet Switched Network Based RKT-NoC on FPGADesign and Implementation Of Packet Switched Network Based RKT-NoC on FPGA
Design and Implementation Of Packet Switched Network Based RKT-NoC on FPGA
IJERA Editor
 
A fast fpga based architecture for measuring the distance between
A fast fpga based architecture for measuring the distance betweenA fast fpga based architecture for measuring the distance between
A fast fpga based architecture for measuring the distance between
IAEME Publication
 
Control chart pattern recognition using k mica clustering and neural networks
Control chart pattern recognition using k mica clustering and neural networksControl chart pattern recognition using k mica clustering and neural networks
Control chart pattern recognition using k mica clustering and neural networks
ISA Interchange
 
Design and Implementation of 16-bit Arithmetic Logic Unit using Quantum dot C...
Design and Implementation of 16-bit Arithmetic Logic Unit using Quantum dot C...Design and Implementation of 16-bit Arithmetic Logic Unit using Quantum dot C...
Design and Implementation of 16-bit Arithmetic Logic Unit using Quantum dot C...
IJERA Editor
 
Design of Power Efficient 4x4 Multiplier Based On Various Power Optimizing Te...
Design of Power Efficient 4x4 Multiplier Based On Various Power Optimizing Te...Design of Power Efficient 4x4 Multiplier Based On Various Power Optimizing Te...
Design of Power Efficient 4x4 Multiplier Based On Various Power Optimizing Te...
Associate Professor in VSB Coimbatore
 
5. CNTFET-based design of ternary.pdf
5. CNTFET-based design of ternary.pdf5. CNTFET-based design of ternary.pdf
5. CNTFET-based design of ternary.pdf
Raghu Vamsi
 

More from VIT-AP University (20)

Quantum Computing
Quantum ComputingQuantum Computing
Quantum Computing
VIT-AP University
 
Efficient architecture for arithmetic designs using perpendicular NanoMagneti...
Efficient architecture for arithmetic designs using perpendicular NanoMagneti...Efficient architecture for arithmetic designs using perpendicular NanoMagneti...
Efficient architecture for arithmetic designs using perpendicular NanoMagneti...
VIT-AP University
 
An in-depth study of the electrical characterization of supercapacitors for r...
An in-depth study of the electrical characterization of supercapacitors for r...An in-depth study of the electrical characterization of supercapacitors for r...
An in-depth study of the electrical characterization of supercapacitors for r...
VIT-AP University
 
Content Addressable Memory Design in 3D pNML for Energy-Aware Sustainable Com...
Content Addressable Memory Design in 3D pNML for Energy-Aware Sustainable Com...Content Addressable Memory Design in 3D pNML for Energy-Aware Sustainable Com...
Content Addressable Memory Design in 3D pNML for Energy-Aware Sustainable Com...
VIT-AP University
 
Performance Evaluation & Design Methodologies for Automated 32 Bit CRC Checki...
Performance Evaluation & Design Methodologies for Automated 32 Bit CRC Checki...Performance Evaluation & Design Methodologies for Automated 32 Bit CRC Checki...
Performance Evaluation & Design Methodologies for Automated 32 Bit CRC Checki...
VIT-AP University
 
Sensor Energy Optimization Using Fuzzy Logic in Wireless Sensor Networking
Sensor Energy Optimization Using Fuzzy Logic in Wireless Sensor NetworkingSensor Energy Optimization Using Fuzzy Logic in Wireless Sensor Networking
Sensor Energy Optimization Using Fuzzy Logic in Wireless Sensor Networking
VIT-AP University
 
Approach to design a high performance fault-tolerant reversible ALU
Approach to design a high performance fault-tolerant reversible ALUApproach to design a high performance fault-tolerant reversible ALU
Approach to design a high performance fault-tolerant reversible ALU
VIT-AP University
 
Analysis on Fault Mapping of Reversible Gates with Extended Hardware Descript...
Analysis on Fault Mapping of Reversible Gates with Extended Hardware Descript...Analysis on Fault Mapping of Reversible Gates with Extended Hardware Descript...
Analysis on Fault Mapping of Reversible Gates with Extended Hardware Descript...
VIT-AP University
 
A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata
A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular AutomataA Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata
A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata
VIT-AP University
 
A Redundant Adder Architecture in Ternary Quantum-Dot Cellular Automata
A Redundant Adder Architecture in Ternary Quantum-Dot Cellular AutomataA Redundant Adder Architecture in Ternary Quantum-Dot Cellular Automata
A Redundant Adder Architecture in Ternary Quantum-Dot Cellular Automata
VIT-AP University
 
Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...
Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...
Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...
VIT-AP University
 
An Explicit Cell-Based Nesting Robust Architecture and Analysis of Full Adder
An Explicit Cell-Based Nesting Robust Architecture and Analysis of Full AdderAn Explicit Cell-Based Nesting Robust Architecture and Analysis of Full Adder
An Explicit Cell-Based Nesting Robust Architecture and Analysis of Full Adder
VIT-AP University
 
Concept and Algorithm of Quantum Computing During Pandemic Situation of COVID-19
Concept and Algorithm of Quantum Computing During Pandemic Situation of COVID-19Concept and Algorithm of Quantum Computing During Pandemic Situation of COVID-19
Concept and Algorithm of Quantum Computing During Pandemic Situation of COVID-19
VIT-AP University
 
A Novel Parity Preserving Reversible Binary-to-BCD Code Converter with Testab...
A Novel Parity Preserving Reversible Binary-to-BCD Code Converter with Testab...A Novel Parity Preserving Reversible Binary-to-BCD Code Converter with Testab...
A Novel Parity Preserving Reversible Binary-to-BCD Code Converter with Testab...
VIT-AP University
 
Novel Robust Design for Reversible Code Converters and Binary Incrementer wit...
Novel Robust Design for Reversible Code Converters and Binary Incrementer wit...Novel Robust Design for Reversible Code Converters and Binary Incrementer wit...
Novel Robust Design for Reversible Code Converters and Binary Incrementer wit...
VIT-AP University
 
Low Power LC-Quadrature VCO with Superior Phase Noise Performance in 0.13 μmR...
Low Power LC-Quadrature VCO with Superior Phase Noise Performance in 0.13 μmR...Low Power LC-Quadrature VCO with Superior Phase Noise Performance in 0.13 μmR...
Low Power LC-Quadrature VCO with Superior Phase Noise Performance in 0.13 μmR...
VIT-AP University
 
FORCED STACK SLEEP TRANSISTOR (FORTRAN): A NEW LEAKAGE CURRENT REDUCTION APPR...
FORCED STACK SLEEP TRANSISTOR (FORTRAN): A NEW LEAKAGE CURRENT REDUCTION APPR...FORCED STACK SLEEP TRANSISTOR (FORTRAN): A NEW LEAKAGE CURRENT REDUCTION APPR...
FORCED STACK SLEEP TRANSISTOR (FORTRAN): A NEW LEAKAGE CURRENT REDUCTION APPR...
VIT-AP University
 
Low Power 32×32 bit Multiplier Architecture based on Vedic Mathematics Using ...
Low Power 32×32 bit Multiplier Architecture based on Vedic Mathematics Using ...Low Power 32×32 bit Multiplier Architecture based on Vedic Mathematics Using ...
Low Power 32×32 bit Multiplier Architecture based on Vedic Mathematics Using ...
VIT-AP University
 
Architectures of HDLC Controllers (A Study)
Architectures of HDLC Controllers (A Study)Architectures of HDLC Controllers (A Study)
Architectures of HDLC Controllers (A Study)
VIT-AP University
 
Designing of an Energy-Efficient Nanoelectronics Architecture for Binary Comp...
Designing of an Energy-Efficient Nanoelectronics Architecture for Binary Comp...Designing of an Energy-Efficient Nanoelectronics Architecture for Binary Comp...
Designing of an Energy-Efficient Nanoelectronics Architecture for Binary Comp...
VIT-AP University
 
Efficient architecture for arithmetic designs using perpendicular NanoMagneti...
Efficient architecture for arithmetic designs using perpendicular NanoMagneti...Efficient architecture for arithmetic designs using perpendicular NanoMagneti...
Efficient architecture for arithmetic designs using perpendicular NanoMagneti...
VIT-AP University
 
An in-depth study of the electrical characterization of supercapacitors for r...
An in-depth study of the electrical characterization of supercapacitors for r...An in-depth study of the electrical characterization of supercapacitors for r...
An in-depth study of the electrical characterization of supercapacitors for r...
VIT-AP University
 
Content Addressable Memory Design in 3D pNML for Energy-Aware Sustainable Com...
Content Addressable Memory Design in 3D pNML for Energy-Aware Sustainable Com...Content Addressable Memory Design in 3D pNML for Energy-Aware Sustainable Com...
Content Addressable Memory Design in 3D pNML for Energy-Aware Sustainable Com...
VIT-AP University
 
Performance Evaluation & Design Methodologies for Automated 32 Bit CRC Checki...
Performance Evaluation & Design Methodologies for Automated 32 Bit CRC Checki...Performance Evaluation & Design Methodologies for Automated 32 Bit CRC Checki...
Performance Evaluation & Design Methodologies for Automated 32 Bit CRC Checki...
VIT-AP University
 
Sensor Energy Optimization Using Fuzzy Logic in Wireless Sensor Networking
Sensor Energy Optimization Using Fuzzy Logic in Wireless Sensor NetworkingSensor Energy Optimization Using Fuzzy Logic in Wireless Sensor Networking
Sensor Energy Optimization Using Fuzzy Logic in Wireless Sensor Networking
VIT-AP University
 
Approach to design a high performance fault-tolerant reversible ALU
Approach to design a high performance fault-tolerant reversible ALUApproach to design a high performance fault-tolerant reversible ALU
Approach to design a high performance fault-tolerant reversible ALU
VIT-AP University
 
Analysis on Fault Mapping of Reversible Gates with Extended Hardware Descript...
Analysis on Fault Mapping of Reversible Gates with Extended Hardware Descript...Analysis on Fault Mapping of Reversible Gates with Extended Hardware Descript...
Analysis on Fault Mapping of Reversible Gates with Extended Hardware Descript...
VIT-AP University
 
A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata
A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular AutomataA Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata
A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata
VIT-AP University
 
A Redundant Adder Architecture in Ternary Quantum-Dot Cellular Automata
A Redundant Adder Architecture in Ternary Quantum-Dot Cellular AutomataA Redundant Adder Architecture in Ternary Quantum-Dot Cellular Automata
A Redundant Adder Architecture in Ternary Quantum-Dot Cellular Automata
VIT-AP University
 
Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...
Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...
Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...
VIT-AP University
 
An Explicit Cell-Based Nesting Robust Architecture and Analysis of Full Adder
An Explicit Cell-Based Nesting Robust Architecture and Analysis of Full AdderAn Explicit Cell-Based Nesting Robust Architecture and Analysis of Full Adder
An Explicit Cell-Based Nesting Robust Architecture and Analysis of Full Adder
VIT-AP University
 
Concept and Algorithm of Quantum Computing During Pandemic Situation of COVID-19
Concept and Algorithm of Quantum Computing During Pandemic Situation of COVID-19Concept and Algorithm of Quantum Computing During Pandemic Situation of COVID-19
Concept and Algorithm of Quantum Computing During Pandemic Situation of COVID-19
VIT-AP University
 
A Novel Parity Preserving Reversible Binary-to-BCD Code Converter with Testab...
A Novel Parity Preserving Reversible Binary-to-BCD Code Converter with Testab...A Novel Parity Preserving Reversible Binary-to-BCD Code Converter with Testab...
A Novel Parity Preserving Reversible Binary-to-BCD Code Converter with Testab...
VIT-AP University
 
Novel Robust Design for Reversible Code Converters and Binary Incrementer wit...
Novel Robust Design for Reversible Code Converters and Binary Incrementer wit...Novel Robust Design for Reversible Code Converters and Binary Incrementer wit...
Novel Robust Design for Reversible Code Converters and Binary Incrementer wit...
VIT-AP University
 
Low Power LC-Quadrature VCO with Superior Phase Noise Performance in 0.13 μmR...
Low Power LC-Quadrature VCO with Superior Phase Noise Performance in 0.13 μmR...Low Power LC-Quadrature VCO with Superior Phase Noise Performance in 0.13 μmR...
Low Power LC-Quadrature VCO with Superior Phase Noise Performance in 0.13 μmR...
VIT-AP University
 
FORCED STACK SLEEP TRANSISTOR (FORTRAN): A NEW LEAKAGE CURRENT REDUCTION APPR...
FORCED STACK SLEEP TRANSISTOR (FORTRAN): A NEW LEAKAGE CURRENT REDUCTION APPR...FORCED STACK SLEEP TRANSISTOR (FORTRAN): A NEW LEAKAGE CURRENT REDUCTION APPR...
FORCED STACK SLEEP TRANSISTOR (FORTRAN): A NEW LEAKAGE CURRENT REDUCTION APPR...
VIT-AP University
 
Low Power 32×32 bit Multiplier Architecture based on Vedic Mathematics Using ...
Low Power 32×32 bit Multiplier Architecture based on Vedic Mathematics Using ...Low Power 32×32 bit Multiplier Architecture based on Vedic Mathematics Using ...
Low Power 32×32 bit Multiplier Architecture based on Vedic Mathematics Using ...
VIT-AP University
 
Architectures of HDLC Controllers (A Study)
Architectures of HDLC Controllers (A Study)Architectures of HDLC Controllers (A Study)
Architectures of HDLC Controllers (A Study)
VIT-AP University
 
Designing of an Energy-Efficient Nanoelectronics Architecture for Binary Comp...
Designing of an Energy-Efficient Nanoelectronics Architecture for Binary Comp...Designing of an Energy-Efficient Nanoelectronics Architecture for Binary Comp...
Designing of an Energy-Efficient Nanoelectronics Architecture for Binary Comp...
VIT-AP University
 
Ad

Recently uploaded (20)

DED KOMINFO detail engginering design gedung
DED KOMINFO detail engginering design gedungDED KOMINFO detail engginering design gedung
DED KOMINFO detail engginering design gedung
nabilarizqifadhilah1
 
Machine foundation notes for civil engineering students
Machine foundation notes for civil engineering studentsMachine foundation notes for civil engineering students
Machine foundation notes for civil engineering students
DYPCET
 
Construction Materials (Paints) in Civil Engineering
Construction Materials (Paints) in Civil EngineeringConstruction Materials (Paints) in Civil Engineering
Construction Materials (Paints) in Civil Engineering
Lavish Kashyap
 
Agents chapter of Artificial intelligence
Agents chapter of Artificial intelligenceAgents chapter of Artificial intelligence
Agents chapter of Artificial intelligence
DebdeepMukherjee9
 
Slide share PPT of NOx control technologies.pptx
Slide share PPT of  NOx control technologies.pptxSlide share PPT of  NOx control technologies.pptx
Slide share PPT of NOx control technologies.pptx
vvsasane
 
JRR Tolkien’s Lord of the Rings: Was It Influenced by Nordic Mythology, Homer...
JRR Tolkien’s Lord of the Rings: Was It Influenced by Nordic Mythology, Homer...JRR Tolkien’s Lord of the Rings: Was It Influenced by Nordic Mythology, Homer...
JRR Tolkien’s Lord of the Rings: Was It Influenced by Nordic Mythology, Homer...
Reflections on Morality, Philosophy, and History
 
01.คุณลักษณะเฉพาะของอุปกรณ์_pagenumber.pdf
01.คุณลักษณะเฉพาะของอุปกรณ์_pagenumber.pdf01.คุณลักษณะเฉพาะของอุปกรณ์_pagenumber.pdf
01.คุณลักษณะเฉพาะของอุปกรณ์_pagenumber.pdf
PawachMetharattanara
 
introduction technology technology tec.pptx
introduction technology technology tec.pptxintroduction technology technology tec.pptx
introduction technology technology tec.pptx
Iftikhar70
 
twin tower attack 2001 new york city
twin  tower  attack  2001 new  york citytwin  tower  attack  2001 new  york city
twin tower attack 2001 new york city
harishreemavs
 
Water Industry Process Automation & Control Monthly May 2025
Water Industry Process Automation & Control Monthly May 2025Water Industry Process Automation & Control Monthly May 2025
Water Industry Process Automation & Control Monthly May 2025
Water Industry Process Automation & Control
 
Uses of drones in civil construction.pdf
Uses of drones in civil construction.pdfUses of drones in civil construction.pdf
Uses of drones in civil construction.pdf
surajsen1729
 
David Boutry - Specializes In AWS, Microservices And Python.pdf
David Boutry - Specializes In AWS, Microservices And Python.pdfDavid Boutry - Specializes In AWS, Microservices And Python.pdf
David Boutry - Specializes In AWS, Microservices And Python.pdf
David Boutry
 
Mode-Wise Corridor Level Travel-Time Estimation Using Machine Learning Models
Mode-Wise Corridor Level Travel-Time Estimation Using Machine Learning ModelsMode-Wise Corridor Level Travel-Time Estimation Using Machine Learning Models
Mode-Wise Corridor Level Travel-Time Estimation Using Machine Learning Models
Journal of Soft Computing in Civil Engineering
 
Machine Learning basics POWERPOINT PRESENETATION
Machine Learning basics POWERPOINT PRESENETATIONMachine Learning basics POWERPOINT PRESENETATION
Machine Learning basics POWERPOINT PRESENETATION
DarrinBright1
 
22PCOAM16 ML Unit 3 Full notes PDF & QB.pdf
22PCOAM16 ML Unit 3 Full notes PDF & QB.pdf22PCOAM16 ML Unit 3 Full notes PDF & QB.pdf
22PCOAM16 ML Unit 3 Full notes PDF & QB.pdf
Guru Nanak Technical Institutions
 
2.3 Genetically Modified Organisms (1).ppt
2.3 Genetically Modified Organisms (1).ppt2.3 Genetically Modified Organisms (1).ppt
2.3 Genetically Modified Organisms (1).ppt
rakshaiya16
 
Autodesk Fusion 2025 Tutorial: User Interface
Autodesk Fusion 2025 Tutorial: User InterfaceAutodesk Fusion 2025 Tutorial: User Interface
Autodesk Fusion 2025 Tutorial: User Interface
Atif Razi
 
Artificial intelligence and machine learning.pptx
Artificial intelligence and machine learning.pptxArtificial intelligence and machine learning.pptx
Artificial intelligence and machine learning.pptx
rakshanatarajan005
 
SICPA: Fabien Keller - background introduction
SICPA: Fabien Keller - background introductionSICPA: Fabien Keller - background introduction
SICPA: Fabien Keller - background introduction
fabienklr
 
sss1.pptxsss1.pptxsss1.pptxsss1.pptxsss1.pptx
sss1.pptxsss1.pptxsss1.pptxsss1.pptxsss1.pptxsss1.pptxsss1.pptxsss1.pptxsss1.pptxsss1.pptx
sss1.pptxsss1.pptxsss1.pptxsss1.pptxsss1.pptx
ajayrm685
 
DED KOMINFO detail engginering design gedung
DED KOMINFO detail engginering design gedungDED KOMINFO detail engginering design gedung
DED KOMINFO detail engginering design gedung
nabilarizqifadhilah1
 
Machine foundation notes for civil engineering students
Machine foundation notes for civil engineering studentsMachine foundation notes for civil engineering students
Machine foundation notes for civil engineering students
DYPCET
 
Construction Materials (Paints) in Civil Engineering
Construction Materials (Paints) in Civil EngineeringConstruction Materials (Paints) in Civil Engineering
Construction Materials (Paints) in Civil Engineering
Lavish Kashyap
 
Agents chapter of Artificial intelligence
Agents chapter of Artificial intelligenceAgents chapter of Artificial intelligence
Agents chapter of Artificial intelligence
DebdeepMukherjee9
 
Slide share PPT of NOx control technologies.pptx
Slide share PPT of  NOx control technologies.pptxSlide share PPT of  NOx control technologies.pptx
Slide share PPT of NOx control technologies.pptx
vvsasane
 
01.คุณลักษณะเฉพาะของอุปกรณ์_pagenumber.pdf
01.คุณลักษณะเฉพาะของอุปกรณ์_pagenumber.pdf01.คุณลักษณะเฉพาะของอุปกรณ์_pagenumber.pdf
01.คุณลักษณะเฉพาะของอุปกรณ์_pagenumber.pdf
PawachMetharattanara
 
introduction technology technology tec.pptx
introduction technology technology tec.pptxintroduction technology technology tec.pptx
introduction technology technology tec.pptx
Iftikhar70
 
twin tower attack 2001 new york city
twin  tower  attack  2001 new  york citytwin  tower  attack  2001 new  york city
twin tower attack 2001 new york city
harishreemavs
 
Uses of drones in civil construction.pdf
Uses of drones in civil construction.pdfUses of drones in civil construction.pdf
Uses of drones in civil construction.pdf
surajsen1729
 
David Boutry - Specializes In AWS, Microservices And Python.pdf
David Boutry - Specializes In AWS, Microservices And Python.pdfDavid Boutry - Specializes In AWS, Microservices And Python.pdf
David Boutry - Specializes In AWS, Microservices And Python.pdf
David Boutry
 
Machine Learning basics POWERPOINT PRESENETATION
Machine Learning basics POWERPOINT PRESENETATIONMachine Learning basics POWERPOINT PRESENETATION
Machine Learning basics POWERPOINT PRESENETATION
DarrinBright1
 
2.3 Genetically Modified Organisms (1).ppt
2.3 Genetically Modified Organisms (1).ppt2.3 Genetically Modified Organisms (1).ppt
2.3 Genetically Modified Organisms (1).ppt
rakshaiya16
 
Autodesk Fusion 2025 Tutorial: User Interface
Autodesk Fusion 2025 Tutorial: User InterfaceAutodesk Fusion 2025 Tutorial: User Interface
Autodesk Fusion 2025 Tutorial: User Interface
Atif Razi
 
Artificial intelligence and machine learning.pptx
Artificial intelligence and machine learning.pptxArtificial intelligence and machine learning.pptx
Artificial intelligence and machine learning.pptx
rakshanatarajan005
 
SICPA: Fabien Keller - background introduction
SICPA: Fabien Keller - background introductionSICPA: Fabien Keller - background introduction
SICPA: Fabien Keller - background introduction
fabienklr
 
sss1.pptxsss1.pptxsss1.pptxsss1.pptxsss1.pptx
sss1.pptxsss1.pptxsss1.pptxsss1.pptxsss1.pptxsss1.pptxsss1.pptxsss1.pptxsss1.pptxsss1.pptx
sss1.pptxsss1.pptxsss1.pptxsss1.pptxsss1.pptx
ajayrm685
 
Ad

DESIGN OF MEDIAN FILTER IN QUANTUM-DOT CELLULAR AUTOMATA FOR IMAGE PROCESSING APPLICATIONS

  • 1. Advances and Applications in Mathematical Sciences Volume 18, Issue 9, July 2019, Pages 893-900 © 2019 Mili Publications 2010 Mathematics Subject Classification: 81V65, 03D15, 13Pxx. Keywords: Median filter; Quantum-dot cellular automata; Nanotechnology; QCA Designer. Received November 13, 2018; Accepted January 7, 2019 DESIGN OF MEDIAN FILTER IN QUANTUM-DOT CELLULAR AUTOMATA FOR IMAGE PROCESSING APPLICATIONS BANDAN KUMAR BHOI1, NEERAJ KUMAR MISRA2, IPSITA DASH1, SONALI PANDA1 and ANKITA PATRA1 1Department of Electronics and Telecommunication Engineering Veer Surendra Sai University of Technology Burla, 768018, Odisha, India E-mail: bkbhoi_etc@vssut.ac.in 2Department of Electronics and Communication Engineering Bharat Institute of Engineering and Technology Hyderabad 501510, India E-mail: neeraj.mishra3@gmail.com Abstract In this paper, a new layout of the median filter by using Quantum-dot cellular automata (QCA) is designed. This filter is designed using one hot encoding technique. A new algorithm for designing median filter is proposed using majority logic. The 1-bit median finding architecture occupies area of 0.05 µm2, with a delay of 0.5 clk. The proposed median finding architecture is also extended to higher bit sizes with optimized performance. The uniqueness of our n-bit median finding architecture is that for any bit size the delay for finding the median value is same which is 0.5 clk because every majority gates are working independently. Therefore for faster operation, this majority logic-based technology is highly congruous. All the QCA circuits are implemented in QCA Designer software. 1. Introduction Median filtering is basically used in image processing applications which are basically used for the noise reduction in the image. The pixels of the image are sorted, and the middle position of that sorted value is known as the median. These pixels of the image are replaced by its median value [1]. There are different types of sorting algorithms like quick sort, bubble sort, etc. are
  • 2. B. K. BHOI, N. K. MISRA, I. DASH, S. PANDA and A. PATRA Advances and Applications in Mathematical Sciences, Volume 18, Issue 9, July 2019 894 present. But these sorting algorithms are not very much efficient in designing hardware. Here we proposed a new algorithm using majority logic for finding the median which is very much efficient and fast in operation. The basics of QCA and an algorithm for the median filter using QCA are described in section 2 and section 3 respectively. Finally, the conclusion is presented in section 4. 2. QCA Basics Quantum-dot cellular automata (QCA) is a technique which consists of an array of cells & each cell contains four quantum dots which are arranged in a square pattern. The cell consists of two mobile electrons that can tunnel between the dots [2][3]. Electrons cannot be tunneled out due to the potential barriers between the cells. Here data are moved from one point to another of the cells by transferring its polarization value. In this polarization state ‘-1’ refers to logic ‘0’ and ‘’+1’ refers to logic ‘1’. Some universal gates like majority gate & inverter have been made by using QCA [4-8]. If one value among the inputs of the majority gate is given by ‘0’ then it will behave like an AND gate. Similarly, if one value among the inputs of the majority gate is given by ‘1’, then it will behave like an ‘OR’ gate. The QCA inverter can be implemented by different types of cell configuration. The QCA wire can be constructed by connecting the QCA cells back to back. Figure 1a shows QCA cells, Figure 1b shows majority gate, Figure 1c shows inverter and Figure 1c shows binary wire [9-12]. Figure 1. QCA basics (a) QCA cell (b) majority gate (c) inverter (d) binary wire. 3. Proposed Median Filter Architecture Here a new architecture for finding the median is proposed. Figure 2 shows the median finding and encoding diagrams. Here, for example, 3×3 size
  • 3. DESIGN OF MEDIAN FILTER IN QUANTUM-DOT  Advances and Applications in Mathematical Sciences, Volume 18, Issue 9, July 2019 895 matrix is considered with nine numbers present. The maximum size of each number is considered as a maximum of 4-bit in size. Here the numbers are in the ascending order as 2, 3, 4, 6, 7, 8, 10, 12, and 15. By using one-hot encoding method, a median filter has been designed. By using this method, the input data can be decoded without using the decoder. Figure 2. The median finding of a 3×3 matrix. Figure 3. Median finding one hot encoding.
  • 4. B. K. BHOI, N. K. MISRA, I. DASH, S. PANDA and A. PATRA Advances and Applications in Mathematical Sciences, Volume 18, Issue 9, July 2019 896 Figure 4. Median Filter architecture for each bit using Majority Gates. Here every number is represented by one hot encoding, for example, 2 digit can be written as “0000000000000011”. Here 16 numbers digits are present in encoded data, for making of all possible combinations of 4-bit size number. Similarly, 8 digits can be represented as “0000000011111111”. Similarly, all the numbers are entered in one hot encoding format. Now in each column, nine numbers of bits are present. In each column, the majority number, i.e., 1 or 0 is selected. The majority value of each column will be the median value of the input nine numbers. This circuit can be suitably designed with majority- logic based circuits such as Quantum-dot cellular automata. Figure 4 shows the majority gates based circuit to find out a lower bit of final median (i.e., Y [0] in this case). Figure 5 shows the QCA layout of the median filter architecture for a single column of Figure 4. For this column, four numbers of majority gates are needed. Therefore designing 4-bit numbers median architecture needs 144 (i.e., 16×9) numbers of majority gate. The advantage of this architecture is that all columns can find its value independently. Therefore the Median value can be generated, with a clock delay of single column gates. Here I[0] to I[8] are input numbers of any single column, and Y[0] is an output value of that column.
  • 5. DESIGN OF MEDIAN FILTER IN QUANTUM-DOT  Advances and Applications in Mathematical Sciences, Volume 18, Issue 9, July 2019 897 Figure 5. QCA layout of Majority gate based Median finding architecture. 4. Result Analysis The result of the median filter layout simulation is displayed in Figure 6. From the simulation result, it can be verified that there is a delay or 0.5 clocks. Figure 7 shows the QCA layout of the 4-bit numbers median finding architecture. The cell complexity, area and delay analysis of the proposed architecture are shown in below Table 1. In this table for 1-bit architecture only 4 numbers of majority gates needed, with a delay of 0.5clk. For designing 2-bit architecture 16 numbers of majority gates needed with a delay of 0.5 clk. The 4-bit architecture needed 64 numbers of majority gates with a delay of 0.5 clk. Similarly n-bit architecture have 4×2n number of majority gates with a constant delay of 0.5 clk. From the result of Table 1, it can be concluded that proposed architecture has achieved greater performance in speed, compared to other parameters when the size of the architectures are increasing, because the delay is constant irrespective of the size.
  • 6. B. K. BHOI, N. K. MISRA, I. DASH, S. PANDA and A. PATRA Advances and Applications in Mathematical Sciences, Volume 18, Issue 9, July 2019 898 Figure 6. Simulation result of a majority output of a single column. Table 1. Result analysis of the median finding QCA layouts. Median filter Number of Majority gates Number of Cells Total Area Delay 1-bit 04 21 0.05µm2 0.5 clk 2-bit 16 84 0.2 µm2 0.5 clk 4-bit 64 336 0.8 µm2 0.5clk 8-bit 1024 5376 12.80 µm2 0.5 clk
  • 7. DESIGN OF MEDIAN FILTER IN QUANTUM-DOT  Advances and Applications in Mathematical Sciences, Volume 18, Issue 9, July 2019 899 Figure 7. QCA layout of 4-bit numbers median finding architecture. 5. Conclusion In this chapter, a new median filter is designed using majority logic-based technology. One hot encoding technique is used in the proposed architecture, which consumes low power compared to a binary encoding technique. The proposed n-bit median filter layout requires 4×2n numbers of majority gates. This filter can be used in image processing and any median finding related applications.
  • 8. B. K. BHOI, N. K. MISRA, I. DASH, S. PANDA and A. PATRA Advances and Applications in Mathematical Sciences, Volume 18, Issue 9, July 2019 900 References [1] T. Chen, T., Ma, K.K. and L.H. Chen, Tri-state median filter for image denoising. IEEE Transactions on Image processing, 8(12) (1999), 1834-1838. [2] Craig S Lent, P. Douglas Tougaw, Wolfgang Porod, and Gary H. Bernstein, Quantum cellular automata, Nanotechnology 4, no. 1 (1993): 49. [3] Lent, Craig S., and P. Douglas Tougaw, A device architecture for computing with quantum dots, Proceedings of the IEEE 85(4) (1997), 541-557. [4] Jadav Chandra Das and Debashis De, Reversible comparator design using quantum dot- cellular automata. IETE Journal of Research 62(3) (2016), 323-330. [5] Arman Roohi, Ramtin Zand, Shaahin Angizi and Ronald F. Demara, A parity-preserving reversible QCA gate with self-checking cascadable resiliency, IEEE Transactions on emerging topics in computing (2016), In Press. [6] M. Rafiq Beigh, and M. Mustafa, Design and simulation of efficient code converter circuits for Quantum-Dot cellular automata. Journal of Computational and Theoretical Nanoscience 11(12) (2014), 2564-2569. [7] Jadav Chandra Das and Debashis De, Reversible binary to grey and grey to binary code converter using QCA, IETE Journal of Research 61(3) (2015), 223-229. [8] Ehsan Taher Karkaj and Saeed Rasouli Heikalabad, Binary to gray and gray to binary converter in quantum-dot cellular automata, Optik 130 (2017), 981-989. [9] Jadav Chandra Das and Debashis De, Novel low power reversible binary incrementer design using quantum-dot cellular automata, Microprocessors and Microsystems 42 (2016), 10-23. [10] CS Lent, B. Isaksen, Clocked molecular quantum-dot cellular automata, IEEE Transactions on Electron Devices. 50, (2003), 1890-1895. [11] Konrad Walus, Timothy J. Dysart, Graham A. Jullien and R. Arief Budiman. QCADesigner: A rapid design and simulation tool for quantum-dot cellular automata, IEEE transactions on nanotechnology 3(1) (2004), 26-31. [12] Angizi, Shaahin, Esam Alkaldy, Nader Bagherzadeh and Keivan Navi. Novel robust single layer wire crossing approach for exclusive or sum of products logic design with quantum-dot cellular automata, Journal of Low Power Electronics 10(2) (2014), 259-271.
  翻译: