SlideShare a Scribd company logo
Welcome
 in the World of

  COMPUTER
ARCHITECTURE
Presentation
             Topics
   Computer Architecture
    History
   Single CPU Design
   GPU Design
   Memory Architecture
   Communications
    Architecture
HISTORY!!!
One of the first computing devices to come about was . .




                    The ABACUS!
The ENIAC : 1946



•   Completed:1946
•   Programmed: plug board and switches
•   Speed:5,000 operations per second
•   Input/output: cards, lights, switches, plugs
•   Floor space:1,000 square feet
The EDSAC(1949)


• EDSAC
• Technology: vacuum tubes
The UNIVAC I(1951)
• Speed:1,905 operations per second
• Input/output: magnetic tape, printer
• Memory size:1,000 12-digit words in delay
lines
• Memory type: delay Memory:1K words
First practical stored-program computer
• Technology: serial vacuum tubes, delay
lines, magnetic tape
• Floor space:943 cubic feet
• Cost: F.O.B. factory $750,000+
Progression of The Architecture

  • Vacuum tubes -- 1940 – 1950
  • Transistors -- 1950 – 1964
  • Integrated circuits -- 1964 – 1971
  • Microprocessor chips -- 1971 – present
Current CPU Architecture
•Basic CPU Overview
•   Single Bus
• Example of Triple
• Bus Architecture
Intel Pentium 1 Chip with MMX
Motherboards / Chipsets / Sockets


   •Chipset


In charge of:
•Memory Controller   •IRDA Controller
•EIDE Controller     •Keyboard
•PCI Bridge          •Mouse
•Real Time Clock     •Secondary Cache
•DMA Controller      •Low-Power CMOS SRAM
Intel DX4 – 100 MHz processor &
          Motherboard
Pentium 4 Architecture
Main Memory
Memory Hierarchy
Shared Memory


               Network

 Cache         Cache        Cache
Memory 1       Memory 2     Memory 3

processor      processor    processor
    1              2            3
Read Operation
•On a read the CPU will first try to find the data in the
cache, if it is not there the cache will get updated
from the main memory and then return the data to
the CPU.
Write Operation
• On a write the CPU will write the information into
   the cache and the main memory.
VESA - Video Electronics Standards Association
   32 bit bus
   Found mostly on 486 machines
   Relied on the 486 processor to function
   People started to switch to the PCI bus
    because of this
   Otherwise known as VLB
ISA - Industry Standard Architecture
   Very old technology
   Bus speed 8mhz
   Speed of 42.4 Mb/s maximum
   Very few ISA ports are found in
    modern machines.
MCA - Micro Channel Bus
   IBM’s attempt to compete with the ISA bus
   32 bit bus
   Automatically configured cards (Like Plug and
    Play)
   Not compatible with ISA
PCI – Peripheral Component Interconnect
   Speeds up to 960 Mb/s
   Bus speed of 33mhz
   16-bit architecture
   Developed by Intel in 1993
   Synchronous or Asynchronous
   PCI popularized Plug and Play
   Runs at half of the system bus speed
PCI – X
   Up to 133 MHz bus speed
   64-bit bandwidth
   1GB/sec throughput
   Backwards compatible with all PCI
   Primarily developed for increased I/O
    demands of technologies such as Fiber
    Channel, Gigabit Ethernet and Ultra3
    SCSI.
AGP – Accelerated Graphics Port
   Essentially a high speed PCI Port
   Capable of running at 4 times PCI
    bus speed. (133mhz)
   Used for High speed 3D graphics
    cards
   Considered a port not a bus
       Only two devices involved
       Is not expandable
IDE - Integrated Drive Electronics
   Tons of other names: ATA,
    ATA/ATAPI, EIDE, ATA-2, Fast
    ATA, ATA-3, Ultra ATA, Ultra
    DMA
   Good performance at a cheap
    cost
   Most widely used interface for
    hard disks
SCSI - Small Computer System Interface “skuzzy”
   Capable of handling
    internal/external peripherals
   Speed anywhere from 80 – 640
    Mb/s
    Many types of SCSI
Serial Port
   Uses DB9 or DB25
    connector
   Adheres to RS-232c
    spec
   Capable of speeds up to
    115kb/sec
USB
   1.0
         hot plug-and-play
         Full speed USB devices signal at 12Mb/s
         Low speed devices use a 1.5Mb/s sub
          channel.
         Up to 127 devices chained together
   2.0
         data rate of 480 mega bits per second
USB On-The-Go
   For portable devices.
   Limited host capability to communicate with
    selected other USB peripherals
   A small USB connector to fit the mobile form
    factor
PS/2 Port

   Mini Din Plug with 6 pins
   Mouse port and keyboard port
   Developed by IBM
Parallel port i.e. “printer port”
  Old type
 Two “new” types
 ECP (extended capabilities port)

and EPP (enhanced parallel port)
       Ten times faster than old parallel
        port
       Capable of bi-directional
        communication.
Game Port
   Uses a db15 port
   Used for joystick connection to the
    computer
THANKS
Any Question????
Ad

More Related Content

What's hot (20)

Computer architecture
Computer architectureComputer architecture
Computer architecture
Zuhaib Zaroon
 
Microprocessor ppt
Microprocessor pptMicroprocessor ppt
Microprocessor ppt
swaminath kanhere
 
Pipelining and vector processing
Pipelining and vector processingPipelining and vector processing
Pipelining and vector processing
Kamal Acharya
 
CISC & RISC Architecture
CISC & RISC Architecture CISC & RISC Architecture
CISC & RISC Architecture
Suvendu Kumar Dash
 
Real time Operating System
Real time Operating SystemReal time Operating System
Real time Operating System
Tech_MX
 
Computer organization
Computer organizationComputer organization
Computer organization
ishapadhy
 
ARM Processors
ARM ProcessorsARM Processors
ARM Processors
Mathivanan Natarajan
 
Register organization, stack
Register organization, stackRegister organization, stack
Register organization, stack
Asif Iqbal
 
Direct memory access (dma)
Direct memory access (dma)Direct memory access (dma)
Direct memory access (dma)
Zubair Khalid
 
Input Output - Computer Architecture
Input Output - Computer ArchitectureInput Output - Computer Architecture
Input Output - Computer Architecture
Maruf Abdullah (Rion)
 
Instruction Set Architecture (ISA)
Instruction Set Architecture (ISA)Instruction Set Architecture (ISA)
Instruction Set Architecture (ISA)
Gaditek
 
Instruction format
Instruction formatInstruction format
Instruction format
Sanjeev Patel
 
Memory Organization
Memory OrganizationMemory Organization
Memory Organization
Kamal Acharya
 
Functional units
Functional unitsFunctional units
Functional units
Jeeva Nanthini
 
Computer architecture and organization
Computer architecture and organizationComputer architecture and organization
Computer architecture and organization
Tushar B Kute
 
Random Access Memory ppt
Random Access Memory pptRandom Access Memory ppt
Random Access Memory ppt
OECLIB Odisha Electronics Control Library
 
instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle ppt
sheetal singh
 
Computer performance
Computer performanceComputer performance
Computer performance
Amit Kumar Rathi
 
Computer organization memory
Computer organization memoryComputer organization memory
Computer organization memory
Deepak John
 
Multicore Processor Technology
Multicore Processor TechnologyMulticore Processor Technology
Multicore Processor Technology
Venkata Raja Paruchuru
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
Zuhaib Zaroon
 
Pipelining and vector processing
Pipelining and vector processingPipelining and vector processing
Pipelining and vector processing
Kamal Acharya
 
Real time Operating System
Real time Operating SystemReal time Operating System
Real time Operating System
Tech_MX
 
Computer organization
Computer organizationComputer organization
Computer organization
ishapadhy
 
Register organization, stack
Register organization, stackRegister organization, stack
Register organization, stack
Asif Iqbal
 
Direct memory access (dma)
Direct memory access (dma)Direct memory access (dma)
Direct memory access (dma)
Zubair Khalid
 
Input Output - Computer Architecture
Input Output - Computer ArchitectureInput Output - Computer Architecture
Input Output - Computer Architecture
Maruf Abdullah (Rion)
 
Instruction Set Architecture (ISA)
Instruction Set Architecture (ISA)Instruction Set Architecture (ISA)
Instruction Set Architecture (ISA)
Gaditek
 
Computer architecture and organization
Computer architecture and organizationComputer architecture and organization
Computer architecture and organization
Tushar B Kute
 
instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle ppt
sheetal singh
 
Computer organization memory
Computer organization memoryComputer organization memory
Computer organization memory
Deepak John
 

Similar to Computer architecture (20)

Presentation for architecture
Presentation for architecturePresentation for architecture
Presentation for architecture
Shamim Hossain
 
Lecture_Chapter_7.ppt
Lecture_Chapter_7.pptLecture_Chapter_7.ppt
Lecture_Chapter_7.ppt
Hailsh
 
Hardware and networking detailed ppt
Hardware and networking detailed pptHardware and networking detailed ppt
Hardware and networking detailed ppt
IICT Chromepet
 
The Motherboard
The MotherboardThe Motherboard
The Motherboard
Amir Villas
 
All chapters to be printed
All chapters to be printedAll chapters to be printed
All chapters to be printed
Mik Endale
 
System unit and ip cycle
System unit and ip cycleSystem unit and ip cycle
System unit and ip cycle
Atif Nauman
 
System Unit
System UnitSystem Unit
System Unit
Fareeha Jabeen
 
Building the ZoomFloppy (ECCC 2010)
Building the ZoomFloppy (ECCC 2010)Building the ZoomFloppy (ECCC 2010)
Building the ZoomFloppy (ECCC 2010)
Nate Lawson
 
1 computer fundamentals
1 computer fundamentals1 computer fundamentals
1 computer fundamentals
Vedpal Yadav
 
Internal components of PC
Internal components of PCInternal components of PC
Internal components of PC
Tushar B Kute
 
Shashank hardware workshop final
Shashank hardware workshop finalShashank hardware workshop final
Shashank hardware workshop final
techbed
 
PC Components and functions input output
PC Components and functions input outputPC Components and functions input output
PC Components and functions input output
rsenthil5
 
Computer Architecture
Computer  ArchitectureComputer  Architecture
Computer Architecture
Amit Kumar
 
Computer Generation
Computer GenerationComputer Generation
Computer Generation
Adeel Malik
 
03 - Motherboards.ppt
03 - Motherboards.ppt03 - Motherboards.ppt
03 - Motherboards.ppt
AliyuAhmed9
 
Basic hardware concept
Basic hardware concept Basic hardware concept
Basic hardware concept
Danilo Anos
 
Bus
BusBus
Bus
markloresco
 
PC Components.ppt
PC Components.pptPC Components.ppt
PC Components.ppt
MrZeke1
 
Ahsan by computer component information
Ahsan by computer component informationAhsan by computer component information
Ahsan by computer component information
AhsanUbaidi
 
PC Components.ppt
PC Components.pptPC Components.ppt
PC Components.ppt
Vida533595
 
Presentation for architecture
Presentation for architecturePresentation for architecture
Presentation for architecture
Shamim Hossain
 
Lecture_Chapter_7.ppt
Lecture_Chapter_7.pptLecture_Chapter_7.ppt
Lecture_Chapter_7.ppt
Hailsh
 
Hardware and networking detailed ppt
Hardware and networking detailed pptHardware and networking detailed ppt
Hardware and networking detailed ppt
IICT Chromepet
 
All chapters to be printed
All chapters to be printedAll chapters to be printed
All chapters to be printed
Mik Endale
 
System unit and ip cycle
System unit and ip cycleSystem unit and ip cycle
System unit and ip cycle
Atif Nauman
 
Building the ZoomFloppy (ECCC 2010)
Building the ZoomFloppy (ECCC 2010)Building the ZoomFloppy (ECCC 2010)
Building the ZoomFloppy (ECCC 2010)
Nate Lawson
 
1 computer fundamentals
1 computer fundamentals1 computer fundamentals
1 computer fundamentals
Vedpal Yadav
 
Internal components of PC
Internal components of PCInternal components of PC
Internal components of PC
Tushar B Kute
 
Shashank hardware workshop final
Shashank hardware workshop finalShashank hardware workshop final
Shashank hardware workshop final
techbed
 
PC Components and functions input output
PC Components and functions input outputPC Components and functions input output
PC Components and functions input output
rsenthil5
 
Computer Architecture
Computer  ArchitectureComputer  Architecture
Computer Architecture
Amit Kumar
 
Computer Generation
Computer GenerationComputer Generation
Computer Generation
Adeel Malik
 
03 - Motherboards.ppt
03 - Motherboards.ppt03 - Motherboards.ppt
03 - Motherboards.ppt
AliyuAhmed9
 
Basic hardware concept
Basic hardware concept Basic hardware concept
Basic hardware concept
Danilo Anos
 
PC Components.ppt
PC Components.pptPC Components.ppt
PC Components.ppt
MrZeke1
 
Ahsan by computer component information
Ahsan by computer component informationAhsan by computer component information
Ahsan by computer component information
AhsanUbaidi
 
PC Components.ppt
PC Components.pptPC Components.ppt
PC Components.ppt
Vida533595
 
Ad

More from Rishabha Garg (6)

Introduction to Hacking
Introduction to HackingIntroduction to Hacking
Introduction to Hacking
Rishabha Garg
 
Windows 8
Windows 8Windows 8
Windows 8
Rishabha Garg
 
Blue brain
Blue brainBlue brain
Blue brain
Rishabha Garg
 
Windows phone
Windows phoneWindows phone
Windows phone
Rishabha Garg
 
MultiTouch
MultiTouchMultiTouch
MultiTouch
Rishabha Garg
 
Ethical hacking
Ethical hackingEthical hacking
Ethical hacking
Rishabha Garg
 
Ad

Recently uploaded (20)

May Patch Tuesday
May Patch TuesdayMay Patch Tuesday
May Patch Tuesday
Ivanti
 
Agentic Automation - Delhi UiPath Community Meetup
Agentic Automation - Delhi UiPath Community MeetupAgentic Automation - Delhi UiPath Community Meetup
Agentic Automation - Delhi UiPath Community Meetup
Manoj Batra (1600 + Connections)
 
Shoehorning dependency injection into a FP language, what does it take?
Shoehorning dependency injection into a FP language, what does it take?Shoehorning dependency injection into a FP language, what does it take?
Shoehorning dependency injection into a FP language, what does it take?
Eric Torreborre
 
Developing System Infrastructure Design Plan.pptx
Developing System Infrastructure Design Plan.pptxDeveloping System Infrastructure Design Plan.pptx
Developing System Infrastructure Design Plan.pptx
wondimagegndesta
 
Kit-Works Team Study_아직도 Dockefile.pdf_김성호
Kit-Works Team Study_아직도 Dockefile.pdf_김성호Kit-Works Team Study_아직도 Dockefile.pdf_김성호
Kit-Works Team Study_아직도 Dockefile.pdf_김성호
Wonjun Hwang
 
Dark Dynamism: drones, dark factories and deurbanization
Dark Dynamism: drones, dark factories and deurbanizationDark Dynamism: drones, dark factories and deurbanization
Dark Dynamism: drones, dark factories and deurbanization
Jakub Šimek
 
GDG Cloud Southlake #42: Suresh Mathew: Autonomous Resource Optimization: How...
GDG Cloud Southlake #42: Suresh Mathew: Autonomous Resource Optimization: How...GDG Cloud Southlake #42: Suresh Mathew: Autonomous Resource Optimization: How...
GDG Cloud Southlake #42: Suresh Mathew: Autonomous Resource Optimization: How...
James Anderson
 
Viam product demo_ Deploying and scaling AI with hardware.pdf
Viam product demo_ Deploying and scaling AI with hardware.pdfViam product demo_ Deploying and scaling AI with hardware.pdf
Viam product demo_ Deploying and scaling AI with hardware.pdf
camilalamoratta
 
Crazy Incentives and How They Kill Security. How Do You Turn the Wheel?
Crazy Incentives and How They Kill Security. How Do You Turn the Wheel?Crazy Incentives and How They Kill Security. How Do You Turn the Wheel?
Crazy Incentives and How They Kill Security. How Do You Turn the Wheel?
Christian Folini
 
AI 3-in-1: Agents, RAG, and Local Models - Brent Laster
AI 3-in-1: Agents, RAG, and Local Models - Brent LasterAI 3-in-1: Agents, RAG, and Local Models - Brent Laster
AI 3-in-1: Agents, RAG, and Local Models - Brent Laster
All Things Open
 
Slack like a pro: strategies for 10x engineering teams
Slack like a pro: strategies for 10x engineering teamsSlack like a pro: strategies for 10x engineering teams
Slack like a pro: strategies for 10x engineering teams
Nacho Cougil
 
fennec fox optimization algorithm for optimal solution
fennec fox optimization algorithm for optimal solutionfennec fox optimization algorithm for optimal solution
fennec fox optimization algorithm for optimal solution
shallal2
 
AI-proof your career by Olivier Vroom and David WIlliamson
AI-proof your career by Olivier Vroom and David WIlliamsonAI-proof your career by Olivier Vroom and David WIlliamson
AI-proof your career by Olivier Vroom and David WIlliamson
UXPA Boston
 
Mastering Testing in the Modern F&B Landscape
Mastering Testing in the Modern F&B LandscapeMastering Testing in the Modern F&B Landscape
Mastering Testing in the Modern F&B Landscape
marketing943205
 
Bepents tech services - a premier cybersecurity consulting firm
Bepents tech services - a premier cybersecurity consulting firmBepents tech services - a premier cybersecurity consulting firm
Bepents tech services - a premier cybersecurity consulting firm
Benard76
 
AI Agents at Work: UiPath, Maestro & the Future of Documents
AI Agents at Work: UiPath, Maestro & the Future of DocumentsAI Agents at Work: UiPath, Maestro & the Future of Documents
AI Agents at Work: UiPath, Maestro & the Future of Documents
UiPathCommunity
 
IT484 Cyber Forensics_Information Technology
IT484 Cyber Forensics_Information TechnologyIT484 Cyber Forensics_Information Technology
IT484 Cyber Forensics_Information Technology
SHEHABALYAMANI
 
Kit-Works Team Study_팀스터디_김한솔_nuqs_20250509.pdf
Kit-Works Team Study_팀스터디_김한솔_nuqs_20250509.pdfKit-Works Team Study_팀스터디_김한솔_nuqs_20250509.pdf
Kit-Works Team Study_팀스터디_김한솔_nuqs_20250509.pdf
Wonjun Hwang
 
Artificial_Intelligence_in_Everyday_Life.pptx
Artificial_Intelligence_in_Everyday_Life.pptxArtificial_Intelligence_in_Everyday_Life.pptx
Artificial_Intelligence_in_Everyday_Life.pptx
03ANMOLCHAURASIYA
 
IT488 Wireless Sensor Networks_Information Technology
IT488 Wireless Sensor Networks_Information TechnologyIT488 Wireless Sensor Networks_Information Technology
IT488 Wireless Sensor Networks_Information Technology
SHEHABALYAMANI
 
May Patch Tuesday
May Patch TuesdayMay Patch Tuesday
May Patch Tuesday
Ivanti
 
Shoehorning dependency injection into a FP language, what does it take?
Shoehorning dependency injection into a FP language, what does it take?Shoehorning dependency injection into a FP language, what does it take?
Shoehorning dependency injection into a FP language, what does it take?
Eric Torreborre
 
Developing System Infrastructure Design Plan.pptx
Developing System Infrastructure Design Plan.pptxDeveloping System Infrastructure Design Plan.pptx
Developing System Infrastructure Design Plan.pptx
wondimagegndesta
 
Kit-Works Team Study_아직도 Dockefile.pdf_김성호
Kit-Works Team Study_아직도 Dockefile.pdf_김성호Kit-Works Team Study_아직도 Dockefile.pdf_김성호
Kit-Works Team Study_아직도 Dockefile.pdf_김성호
Wonjun Hwang
 
Dark Dynamism: drones, dark factories and deurbanization
Dark Dynamism: drones, dark factories and deurbanizationDark Dynamism: drones, dark factories and deurbanization
Dark Dynamism: drones, dark factories and deurbanization
Jakub Šimek
 
GDG Cloud Southlake #42: Suresh Mathew: Autonomous Resource Optimization: How...
GDG Cloud Southlake #42: Suresh Mathew: Autonomous Resource Optimization: How...GDG Cloud Southlake #42: Suresh Mathew: Autonomous Resource Optimization: How...
GDG Cloud Southlake #42: Suresh Mathew: Autonomous Resource Optimization: How...
James Anderson
 
Viam product demo_ Deploying and scaling AI with hardware.pdf
Viam product demo_ Deploying and scaling AI with hardware.pdfViam product demo_ Deploying and scaling AI with hardware.pdf
Viam product demo_ Deploying and scaling AI with hardware.pdf
camilalamoratta
 
Crazy Incentives and How They Kill Security. How Do You Turn the Wheel?
Crazy Incentives and How They Kill Security. How Do You Turn the Wheel?Crazy Incentives and How They Kill Security. How Do You Turn the Wheel?
Crazy Incentives and How They Kill Security. How Do You Turn the Wheel?
Christian Folini
 
AI 3-in-1: Agents, RAG, and Local Models - Brent Laster
AI 3-in-1: Agents, RAG, and Local Models - Brent LasterAI 3-in-1: Agents, RAG, and Local Models - Brent Laster
AI 3-in-1: Agents, RAG, and Local Models - Brent Laster
All Things Open
 
Slack like a pro: strategies for 10x engineering teams
Slack like a pro: strategies for 10x engineering teamsSlack like a pro: strategies for 10x engineering teams
Slack like a pro: strategies for 10x engineering teams
Nacho Cougil
 
fennec fox optimization algorithm for optimal solution
fennec fox optimization algorithm for optimal solutionfennec fox optimization algorithm for optimal solution
fennec fox optimization algorithm for optimal solution
shallal2
 
AI-proof your career by Olivier Vroom and David WIlliamson
AI-proof your career by Olivier Vroom and David WIlliamsonAI-proof your career by Olivier Vroom and David WIlliamson
AI-proof your career by Olivier Vroom and David WIlliamson
UXPA Boston
 
Mastering Testing in the Modern F&B Landscape
Mastering Testing in the Modern F&B LandscapeMastering Testing in the Modern F&B Landscape
Mastering Testing in the Modern F&B Landscape
marketing943205
 
Bepents tech services - a premier cybersecurity consulting firm
Bepents tech services - a premier cybersecurity consulting firmBepents tech services - a premier cybersecurity consulting firm
Bepents tech services - a premier cybersecurity consulting firm
Benard76
 
AI Agents at Work: UiPath, Maestro & the Future of Documents
AI Agents at Work: UiPath, Maestro & the Future of DocumentsAI Agents at Work: UiPath, Maestro & the Future of Documents
AI Agents at Work: UiPath, Maestro & the Future of Documents
UiPathCommunity
 
IT484 Cyber Forensics_Information Technology
IT484 Cyber Forensics_Information TechnologyIT484 Cyber Forensics_Information Technology
IT484 Cyber Forensics_Information Technology
SHEHABALYAMANI
 
Kit-Works Team Study_팀스터디_김한솔_nuqs_20250509.pdf
Kit-Works Team Study_팀스터디_김한솔_nuqs_20250509.pdfKit-Works Team Study_팀스터디_김한솔_nuqs_20250509.pdf
Kit-Works Team Study_팀스터디_김한솔_nuqs_20250509.pdf
Wonjun Hwang
 
Artificial_Intelligence_in_Everyday_Life.pptx
Artificial_Intelligence_in_Everyday_Life.pptxArtificial_Intelligence_in_Everyday_Life.pptx
Artificial_Intelligence_in_Everyday_Life.pptx
03ANMOLCHAURASIYA
 
IT488 Wireless Sensor Networks_Information Technology
IT488 Wireless Sensor Networks_Information TechnologyIT488 Wireless Sensor Networks_Information Technology
IT488 Wireless Sensor Networks_Information Technology
SHEHABALYAMANI
 

Computer architecture

  • 1. Welcome in the World of COMPUTER ARCHITECTURE
  • 2. Presentation Topics  Computer Architecture History  Single CPU Design  GPU Design  Memory Architecture  Communications Architecture
  • 3. HISTORY!!! One of the first computing devices to come about was . . The ABACUS!
  • 4. The ENIAC : 1946 • Completed:1946 • Programmed: plug board and switches • Speed:5,000 operations per second • Input/output: cards, lights, switches, plugs • Floor space:1,000 square feet
  • 5. The EDSAC(1949) • EDSAC • Technology: vacuum tubes
  • 6. The UNIVAC I(1951) • Speed:1,905 operations per second • Input/output: magnetic tape, printer • Memory size:1,000 12-digit words in delay lines • Memory type: delay Memory:1K words First practical stored-program computer • Technology: serial vacuum tubes, delay lines, magnetic tape • Floor space:943 cubic feet • Cost: F.O.B. factory $750,000+
  • 7. Progression of The Architecture • Vacuum tubes -- 1940 – 1950 • Transistors -- 1950 – 1964 • Integrated circuits -- 1964 – 1971 • Microprocessor chips -- 1971 – present
  • 10. Single Bus
  • 11. • Example of Triple • Bus Architecture
  • 12. Intel Pentium 1 Chip with MMX
  • 13. Motherboards / Chipsets / Sockets •Chipset In charge of: •Memory Controller •IRDA Controller •EIDE Controller •Keyboard •PCI Bridge •Mouse •Real Time Clock •Secondary Cache •DMA Controller •Low-Power CMOS SRAM
  • 14. Intel DX4 – 100 MHz processor & Motherboard
  • 18. Shared Memory Network Cache Cache Cache Memory 1 Memory 2 Memory 3 processor processor processor 1 2 3
  • 19. Read Operation •On a read the CPU will first try to find the data in the cache, if it is not there the cache will get updated from the main memory and then return the data to the CPU.
  • 20. Write Operation • On a write the CPU will write the information into the cache and the main memory.
  • 21. VESA - Video Electronics Standards Association  32 bit bus  Found mostly on 486 machines  Relied on the 486 processor to function  People started to switch to the PCI bus because of this  Otherwise known as VLB
  • 22. ISA - Industry Standard Architecture  Very old technology  Bus speed 8mhz  Speed of 42.4 Mb/s maximum  Very few ISA ports are found in modern machines.
  • 23. MCA - Micro Channel Bus  IBM’s attempt to compete with the ISA bus  32 bit bus  Automatically configured cards (Like Plug and Play)  Not compatible with ISA
  • 24. PCI – Peripheral Component Interconnect  Speeds up to 960 Mb/s  Bus speed of 33mhz  16-bit architecture  Developed by Intel in 1993  Synchronous or Asynchronous  PCI popularized Plug and Play  Runs at half of the system bus speed
  • 25. PCI – X  Up to 133 MHz bus speed  64-bit bandwidth  1GB/sec throughput  Backwards compatible with all PCI  Primarily developed for increased I/O demands of technologies such as Fiber Channel, Gigabit Ethernet and Ultra3 SCSI.
  • 26. AGP – Accelerated Graphics Port  Essentially a high speed PCI Port  Capable of running at 4 times PCI bus speed. (133mhz)  Used for High speed 3D graphics cards  Considered a port not a bus  Only two devices involved  Is not expandable
  • 27. IDE - Integrated Drive Electronics  Tons of other names: ATA, ATA/ATAPI, EIDE, ATA-2, Fast ATA, ATA-3, Ultra ATA, Ultra DMA  Good performance at a cheap cost  Most widely used interface for hard disks
  • 28. SCSI - Small Computer System Interface “skuzzy”  Capable of handling internal/external peripherals  Speed anywhere from 80 – 640 Mb/s  Many types of SCSI
  • 29. Serial Port  Uses DB9 or DB25 connector  Adheres to RS-232c spec  Capable of speeds up to 115kb/sec
  • 30. USB  1.0  hot plug-and-play  Full speed USB devices signal at 12Mb/s  Low speed devices use a 1.5Mb/s sub channel.  Up to 127 devices chained together  2.0  data rate of 480 mega bits per second
  • 31. USB On-The-Go  For portable devices.  Limited host capability to communicate with selected other USB peripherals  A small USB connector to fit the mobile form factor
  • 32. PS/2 Port  Mini Din Plug with 6 pins  Mouse port and keyboard port  Developed by IBM
  • 33. Parallel port i.e. “printer port”  Old type  Two “new” types  ECP (extended capabilities port) and EPP (enhanced parallel port)  Ten times faster than old parallel port  Capable of bi-directional communication.
  • 34. Game Port  Uses a db15 port  Used for joystick connection to the computer

Editor's Notes

  • #12: A Three Bus CPU Architecture Representation.
  • #13: Intel Pentium 1 Chip with MMX
  • #15: This is a Intel DX4 – 100 MHz processor and motherboard.
  • #16: An Overview of a Pentium 4 Architecture.
  翻译: