SlideShare a Scribd company logo
Introduction to 8086 Microprocessor Presented by- Rajvir Singh
8086 Microprocessor Belongs to a popular microprocessor series  8086, 80186, 80286, 80386, 80486, Pentium INTEL launched 8086 in 1978 8086 is a 16-bit microprocessor with 16-bit Data Bus 20-bit Address Bus
8086 Internal Architecture 8086 employs parallel processing 8086 CPU has two parts which operate at the same time Bus Interface Unit Execution Unit CPU functions Fetch Decode Execute 8086 CPU Bus Interface  Unit (BIU) Execution Unit (EU)
Bus Interface Unit Sends  out  addresses  for memory locations Fetches Instructions  from memory Reads / Writes   data  to memory Sends  out  addresses  for I/O ports Reads / Writes data  to Input/Output ports
Execution Unit Tells BIU (addresses) where to fetch instructions or data Decodes & Executes instructions Dividing the work between BIU & EU speeds up processing
Architecture Diagram of 8086
CONTROL  SYSTEM ARITHMETIC LOGIC UNIT FLAGS Instruction Queue OPERANDS ∑ Memory Interface EU BIU Instruction Decoder DESTINATION INDEX (DI) SOURCE INDEX (SI) BASE POINTER (BP) STACK POINTER (SP) DL DH CL CH BL BH AL AH EXTRA SEGMENT (ES) INSTRUCTION POINTER (IP) DATA SEGMENT (DS) STACK SEGMENT (SS) CODE SEGMENT (CS) 6 5 4 3 2 1
Execution Unit Main components are Instruction Decoder Control System Arithmetic Logic Unit General Purpose Registers Flag Register Pointer & Index registers
Instruction Decoder Translates instructions fetched from memory into a series of actions which EU carries out Control System Generates timing and control signals to perform the internal operations of the microprocessor Arithmetic Logic Unit EU has a 16-bit ALU which can ADD, SUBTRACT, AND, OR, increment, decrement, complement or shift binary numbers
General Purpose Registers EU has 8 general purpose registers Can be individually used for storing 8-bit data AL register is also called Accumulator Two registers can also be combined to form 16-bit registers The valid register pairs are – AX, BX, CX, DX DL DH CL CH BL BH AL AH DL CL BL AL DX DH CX CH BX BH AX AH
Flag Register 8086 has a  16-bit  flag register Contains  9  active flags There are two types of flags in 8086 Conditional  flags –  six  flags, set or reset by EU on the basis of results of some arithmetic operations Control  flags –  three  flags, used to control certain operations of the processor
Flag Register CF U PF U AF U ZF SF TF IF DF OF U U U U DIRECTION FLAG DF 9. INTERRUPT FLAG IF 8. Control Flags TRAP FLAG TF 7. OVERFLOW FLAG OF 6. SIGN FLAG SF 5. ZERO FLAG ZF 4. AUXILIARY CARRY AF 3. PARITY FLAG PF 2. Conditional Flags (Compatible with 8085, except OF) CARRY FLAG CF 1.
Bus Interface Unit Main Components are Instruction Queue Segment Registers Instruction Pointer
CONTROL  SYSTEM ARITHMETIC LOGIC UNIT FLAGS Instruction Queue OPERANDS ∑ Memory Interface EU BIU Instruction Decoder DESTINATION INDEX (DI) SOURCE INDEX (SI) BASE POINTER (BP) STACK POINTER (SP) DL DH CL CH BL BH AL AH EXTRA SEGMENT (ES) INSTRUCTION POINTER (IP) DATA SEGMENT (DS) STACK SEGMENT (SS) CODE SEGMENT (CS) 6 5 4 3 2 1
Instruction Queue 8086 employs parallel processing When EU is busy decoding or executing current instruction, the buses of 8086  may not be  in use. At that time, BIU can use buses to fetch upto six instruction bytes for the following instructions BIU stores these pre-fetched bytes in a  FIFO  register called Instruction  Queue When EU is ready for its next instruction, it simply reads the instruction from the queue in BIU
Pipelining EU of 8086 does not have to wait in between for BIU to fetch next instruction byte from memory So the presence of a queue in 8086 speeds up the processing Fetching the next instruction while the current instruction executes is called pipelining
Memory Segmentation 8086 has a  20-bit  address bus So it can address a maximum of  1MB  of memory 8086 can work with only  four   64KB   segments  at a time within this 1MB range These four memory segments are called Code  segment Stack  segment Data  segment Extra  segment
Memory 00000H FFFFFH 1MB Address Range 64KB Memory Segment Only 4 such segments can be addressed at a time 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 7 6 5 4
Code Segment That part of memory from where BIU is currently fetching instruction code bytes Stack Segment A section of memory set aside to store addresses and data while a subprogram executes Data & Extra Segments Used for storing data values to be used in the program
Memory 00000H FFFFFH 1MB Address Range Code Segment Stack Segment Data & Extra Segments 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Segment Registers hold the upper 16-bits of the starting address for each of the segments The four segment registers are CS (Code Segment register) DS (Data Segment register) SS (Stack Segment register) ES (Extra Segment register)
Memory 00000H FFFFFH 1MB Address Range Starting Addresses of Segments 1000 0H 4000 0H 5000 0H F000 0H CS DS ES SS Stack Segment 15 14 13 12 11 10 9 8 7 Extra Segment Data Segment 4 3 Code Segment 1
Address of a segment is of 20-bits A segment register stores only upper 16-bits BIU always inserts zeros for the lowest 4-bits of the 20-bit starting address. E.g. if CS = 348AH, then the code segment will start at 348A0H A 64-KB segment can be located anywhere in the memory, but will start at an address with zeros in the lowest 4-bits
Instruction Pointer (IP) Register a 16-bit register Holds 16-bit  offset , of the next instruction byte in the  code segment  BIU uses  IP  and  CS  registers to generate the  20-bit address  of the instruction to be fetched from memory
Memory 00000H FFFFFH 1MB Address Range 348A  H 4214 H 38AB4 H CS IP Physical Address Start of Code Segment 348A0H Code Byte MOV AL, BL 38AB4H IP = 4214H + 0 Stack Segment 15 14 13 12 11 10 9 8 7 Extra Segment Code Segment 4 3 Data Segment 1
Stack Segment (SS) Register   Stack Pointer (SP) Register Upper 16-bits of the starting address of stack segment is stored in SS register It is located in BIU SP register holds a 16-bit offset from the start of stack segment to the top of the stack It is located in EU
Other Pointer & Index Registers Base Pointer (BP) register Source Index (SI) register Destination Index (DI) register Can be used for temporary storage of data Main use is to hold a 16-bit offset of a data word in one of the segments
Ad

More Related Content

What's hot (20)

8086
80868086
8086
Ravi Anand
 
Addressing modes of 8086 - Binu Joy
Addressing modes of 8086 - Binu JoyAddressing modes of 8086 - Binu Joy
Addressing modes of 8086 - Binu Joy
Binu Joy
 
Instruction formats-in-8086
Instruction formats-in-8086Instruction formats-in-8086
Instruction formats-in-8086
MNM Jain Engineering College
 
Architecture of 8086 microprocessor
Architecture of  8086 microprocessorArchitecture of  8086 microprocessor
Architecture of 8086 microprocessor
Anirban Saha Anik
 
INTEL 8086 MICROPROCESSOR
INTEL 8086 MICROPROCESSORINTEL 8086 MICROPROCESSOR
INTEL 8086 MICROPROCESSOR
Sagar Kuntumal
 
Introduction to 80386
Introduction to 80386Introduction to 80386
Introduction to 80386
Abinaya B
 
I/O system in intel 80386 microcomputer architecture
I/O system in intel 80386 microcomputer architectureI/O system in intel 80386 microcomputer architecture
I/O system in intel 80386 microcomputer architecture
kavitha muneeshwaran
 
8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS
8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS
8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS
RamaPrabha24
 
Operation of 8255A
Operation of 8255AOperation of 8255A
Operation of 8255A
Anuj Yadav
 
Presentation on 8086 microprocessor
Presentation on 8086 microprocessorPresentation on 8086 microprocessor
Presentation on 8086 microprocessor
Diponkor Bala
 
8086 pin diagram description
8086 pin diagram description8086 pin diagram description
8086 pin diagram description
Akhil Singal
 
8086 architecture and pin description
8086 architecture and pin description 8086 architecture and pin description
8086 architecture and pin description
Aswini Dharmaraj
 
80386 Architecture
80386 Architecture80386 Architecture
80386 Architecture
Rohit Choudhury
 
PAI Unit 3 Paging in 80386 Microporcessor
PAI Unit 3 Paging in 80386 MicroporcessorPAI Unit 3 Paging in 80386 Microporcessor
PAI Unit 3 Paging in 80386 Microporcessor
KanchanPatil34
 
Interrupts of microprocessor 8085
Interrupts of microprocessor  8085Interrupts of microprocessor  8085
Interrupts of microprocessor 8085
mujeebkhanelectronic
 
Module 1 8086
Module 1 8086Module 1 8086
Module 1 8086
Deepak John
 
Addressing modes of 8086
Addressing modes of 8086Addressing modes of 8086
Addressing modes of 8086
Dr. AISHWARYA N
 
Introduction to 80386
Introduction to 80386Introduction to 80386
Introduction to 80386
Shehrevar Davierwala
 
Chapter 3 instruction set-of-8085
Chapter 3 instruction set-of-8085Chapter 3 instruction set-of-8085
Chapter 3 instruction set-of-8085
Shubham Singh
 
Salient featurs of 80386
Salient featurs of 80386Salient featurs of 80386
Salient featurs of 80386
aviban
 
Addressing modes of 8086 - Binu Joy
Addressing modes of 8086 - Binu JoyAddressing modes of 8086 - Binu Joy
Addressing modes of 8086 - Binu Joy
Binu Joy
 
Architecture of 8086 microprocessor
Architecture of  8086 microprocessorArchitecture of  8086 microprocessor
Architecture of 8086 microprocessor
Anirban Saha Anik
 
INTEL 8086 MICROPROCESSOR
INTEL 8086 MICROPROCESSORINTEL 8086 MICROPROCESSOR
INTEL 8086 MICROPROCESSOR
Sagar Kuntumal
 
Introduction to 80386
Introduction to 80386Introduction to 80386
Introduction to 80386
Abinaya B
 
I/O system in intel 80386 microcomputer architecture
I/O system in intel 80386 microcomputer architectureI/O system in intel 80386 microcomputer architecture
I/O system in intel 80386 microcomputer architecture
kavitha muneeshwaran
 
8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS
8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS
8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS
RamaPrabha24
 
Operation of 8255A
Operation of 8255AOperation of 8255A
Operation of 8255A
Anuj Yadav
 
Presentation on 8086 microprocessor
Presentation on 8086 microprocessorPresentation on 8086 microprocessor
Presentation on 8086 microprocessor
Diponkor Bala
 
8086 pin diagram description
8086 pin diagram description8086 pin diagram description
8086 pin diagram description
Akhil Singal
 
8086 architecture and pin description
8086 architecture and pin description 8086 architecture and pin description
8086 architecture and pin description
Aswini Dharmaraj
 
PAI Unit 3 Paging in 80386 Microporcessor
PAI Unit 3 Paging in 80386 MicroporcessorPAI Unit 3 Paging in 80386 Microporcessor
PAI Unit 3 Paging in 80386 Microporcessor
KanchanPatil34
 
Addressing modes of 8086
Addressing modes of 8086Addressing modes of 8086
Addressing modes of 8086
Dr. AISHWARYA N
 
Chapter 3 instruction set-of-8085
Chapter 3 instruction set-of-8085Chapter 3 instruction set-of-8085
Chapter 3 instruction set-of-8085
Shubham Singh
 
Salient featurs of 80386
Salient featurs of 80386Salient featurs of 80386
Salient featurs of 80386
aviban
 

Viewers also liked (6)

Memory Segmentation of 8086
Memory Segmentation of 8086Memory Segmentation of 8086
Memory Segmentation of 8086
Nikhil Kumar
 
Segment registers
Segment registersSegment registers
Segment registers
maamir farooq
 
Basic 8051 question
Basic 8051 questionBasic 8051 question
Basic 8051 question
Sourabh Bhattacharya
 
8086 microprocessor-architecture
8086 microprocessor-architecture8086 microprocessor-architecture
8086 microprocessor-architecture
prasadpawaskar
 
8086 modes
8086 modes8086 modes
8086 modes
PDFSHARE
 
Instruction set of 8086
Instruction set of 8086Instruction set of 8086
Instruction set of 8086
9840596838
 
Memory Segmentation of 8086
Memory Segmentation of 8086Memory Segmentation of 8086
Memory Segmentation of 8086
Nikhil Kumar
 
8086 microprocessor-architecture
8086 microprocessor-architecture8086 microprocessor-architecture
8086 microprocessor-architecture
prasadpawaskar
 
8086 modes
8086 modes8086 modes
8086 modes
PDFSHARE
 
Instruction set of 8086
Instruction set of 8086Instruction set of 8086
Instruction set of 8086
9840596838
 
Ad

Similar to 1326 Introduction To 8086 Microprocessor (20)

26677766 8086-microprocessor-architecture
26677766 8086-microprocessor-architecture26677766 8086-microprocessor-architecture
26677766 8086-microprocessor-architecture
Saurabh Jain
 
Chapter 2 and 3 8086,8088 architecture and HW specification.pptx
Chapter 2 and 3 8086,8088 architecture and HW specification.pptxChapter 2 and 3 8086,8088 architecture and HW specification.pptx
Chapter 2 and 3 8086,8088 architecture and HW specification.pptx
Getnet Tigabie Askale -(GM)
 
physical_address segmentation.pdf
physical_address segmentation.pdfphysical_address segmentation.pdf
physical_address segmentation.pdf
Swapnil511014
 
8086
80868086
8086
Ravi Anand
 
introduction to Architecture of 8086 and it's application
introduction to Architecture of 8086 and it's applicationintroduction to Architecture of 8086 and it's application
introduction to Architecture of 8086 and it's application
DrVikasMahor
 
lec 2.pptx
lec 2.pptxlec 2.pptx
lec 2.pptx
CharlesAsiedu4
 
Unit IV 8086 complete ppt, architecture and instruction set.pptx
Unit IV 8086 complete ppt, architecture and instruction set.pptxUnit IV 8086 complete ppt, architecture and instruction set.pptx
Unit IV 8086 complete ppt, architecture and instruction set.pptx
DrVikasMahor
 
8086 PPt-2021.pptx
8086 PPt-2021.pptx8086 PPt-2021.pptx
8086 PPt-2021.pptx
AnshuGangwar21
 
Microprocessor Architecture.pptx
Microprocessor Architecture.pptxMicroprocessor Architecture.pptx
Microprocessor Architecture.pptx
Captain Price
 
8086ppt
8086ppt8086ppt
8086ppt
Vidyalankar Institute of Technology
 
intel 8086 introduction
intel 8086 introductionintel 8086 introduction
intel 8086 introduction
Homoud Alsohaibi
 
Microprocessor if deptt- 17th september 2021 (2)
Microprocessor if deptt- 17th september 2021 (2)Microprocessor if deptt- 17th september 2021 (2)
Microprocessor if deptt- 17th september 2021 (2)
AISSMS
 
Chapter 2
Chapter 2Chapter 2
Chapter 2
Ramesh Rangaswamy
 
The 8086 microprocessor
The  8086 microprocessorThe  8086 microprocessor
The 8086 microprocessor
Adarsh College, Hingoli
 
8086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp018086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp01
destaw belay
 
8086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp018086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp01
Siva Raman
 
8086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp018086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp01
jemimajerome
 
Arch 8086
Arch 8086Arch 8086
Arch 8086
Mohansonale1
 
8086microprocessor 130821100244-phpapp02
8086microprocessor 130821100244-phpapp028086microprocessor 130821100244-phpapp02
8086microprocessor 130821100244-phpapp02
Murad Mondol
 
8086microprocessor 130821100244-phpapp02
8086microprocessor 130821100244-phpapp028086microprocessor 130821100244-phpapp02
8086microprocessor 130821100244-phpapp02
raone1989
 
26677766 8086-microprocessor-architecture
26677766 8086-microprocessor-architecture26677766 8086-microprocessor-architecture
26677766 8086-microprocessor-architecture
Saurabh Jain
 
Chapter 2 and 3 8086,8088 architecture and HW specification.pptx
Chapter 2 and 3 8086,8088 architecture and HW specification.pptxChapter 2 and 3 8086,8088 architecture and HW specification.pptx
Chapter 2 and 3 8086,8088 architecture and HW specification.pptx
Getnet Tigabie Askale -(GM)
 
physical_address segmentation.pdf
physical_address segmentation.pdfphysical_address segmentation.pdf
physical_address segmentation.pdf
Swapnil511014
 
introduction to Architecture of 8086 and it's application
introduction to Architecture of 8086 and it's applicationintroduction to Architecture of 8086 and it's application
introduction to Architecture of 8086 and it's application
DrVikasMahor
 
Unit IV 8086 complete ppt, architecture and instruction set.pptx
Unit IV 8086 complete ppt, architecture and instruction set.pptxUnit IV 8086 complete ppt, architecture and instruction set.pptx
Unit IV 8086 complete ppt, architecture and instruction set.pptx
DrVikasMahor
 
Microprocessor Architecture.pptx
Microprocessor Architecture.pptxMicroprocessor Architecture.pptx
Microprocessor Architecture.pptx
Captain Price
 
Microprocessor if deptt- 17th september 2021 (2)
Microprocessor if deptt- 17th september 2021 (2)Microprocessor if deptt- 17th september 2021 (2)
Microprocessor if deptt- 17th september 2021 (2)
AISSMS
 
8086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp018086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp01
destaw belay
 
8086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp018086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp01
Siva Raman
 
8086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp018086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp01
jemimajerome
 
8086microprocessor 130821100244-phpapp02
8086microprocessor 130821100244-phpapp028086microprocessor 130821100244-phpapp02
8086microprocessor 130821100244-phpapp02
Murad Mondol
 
8086microprocessor 130821100244-phpapp02
8086microprocessor 130821100244-phpapp028086microprocessor 130821100244-phpapp02
8086microprocessor 130821100244-phpapp02
raone1989
 
Ad

More from techbed (20)

1456.base boot
1456.base boot1456.base boot
1456.base boot
techbed
 
1455.ata atapi standards - 1-7
1455.ata atapi standards - 1-71455.ata atapi standards - 1-7
1455.ata atapi standards - 1-7
techbed
 
1454.ata features
1454.ata features1454.ata features
1454.ata features
techbed
 
1432.encoding concepts
1432.encoding concepts1432.encoding concepts
1432.encoding concepts
techbed
 
Flash cs4 tutorials_2009
Flash cs4 tutorials_2009Flash cs4 tutorials_2009
Flash cs4 tutorials_2009
techbed
 
Photoshop tut
Photoshop tutPhotoshop tut
Photoshop tut
techbed
 
Part 6 debugging and testing java applications
Part 6 debugging and testing java applicationsPart 6 debugging and testing java applications
Part 6 debugging and testing java applications
techbed
 
Lab 7b) test a web application
Lab 7b) test a web applicationLab 7b) test a web application
Lab 7b) test a web application
techbed
 
Lab 7a) debug a web application
Lab 7a) debug a web applicationLab 7a) debug a web application
Lab 7a) debug a web application
techbed
 
What is struts_en
What is struts_enWhat is struts_en
What is struts_en
techbed
 
Part 7 packaging and deployment
Part 7 packaging and deploymentPart 7 packaging and deployment
Part 7 packaging and deployment
techbed
 
Lab 6) package and deploy a j2 ee application
Lab 6) package and deploy a j2 ee applicationLab 6) package and deploy a j2 ee application
Lab 6) package and deploy a j2 ee application
techbed
 
Lab 5b) create a java server faces application
Lab 5b) create a java server faces applicationLab 5b) create a java server faces application
Lab 5b) create a java server faces application
techbed
 
Lab 5a) create a struts application
Lab 5a) create a struts applicationLab 5a) create a struts application
Lab 5a) create a struts application
techbed
 
First java-server-faces-tutorial-en
First java-server-faces-tutorial-enFirst java-server-faces-tutorial-en
First java-server-faces-tutorial-en
techbed
 
Part 5 running java applications
Part 5 running java applicationsPart 5 running java applications
Part 5 running java applications
techbed
 
Part 4 working with databases
Part 4 working with databasesPart 4 working with databases
Part 4 working with databases
techbed
 
Part 3 web development
Part 3 web developmentPart 3 web development
Part 3 web development
techbed
 
Lab 4) working with databases
Lab 4) working with databasesLab 4) working with databases
Lab 4) working with databases
techbed
 
Lab 3) create a web application
Lab 3) create a web applicationLab 3) create a web application
Lab 3) create a web application
techbed
 
1456.base boot
1456.base boot1456.base boot
1456.base boot
techbed
 
1455.ata atapi standards - 1-7
1455.ata atapi standards - 1-71455.ata atapi standards - 1-7
1455.ata atapi standards - 1-7
techbed
 
1454.ata features
1454.ata features1454.ata features
1454.ata features
techbed
 
1432.encoding concepts
1432.encoding concepts1432.encoding concepts
1432.encoding concepts
techbed
 
Flash cs4 tutorials_2009
Flash cs4 tutorials_2009Flash cs4 tutorials_2009
Flash cs4 tutorials_2009
techbed
 
Photoshop tut
Photoshop tutPhotoshop tut
Photoshop tut
techbed
 
Part 6 debugging and testing java applications
Part 6 debugging and testing java applicationsPart 6 debugging and testing java applications
Part 6 debugging and testing java applications
techbed
 
Lab 7b) test a web application
Lab 7b) test a web applicationLab 7b) test a web application
Lab 7b) test a web application
techbed
 
Lab 7a) debug a web application
Lab 7a) debug a web applicationLab 7a) debug a web application
Lab 7a) debug a web application
techbed
 
What is struts_en
What is struts_enWhat is struts_en
What is struts_en
techbed
 
Part 7 packaging and deployment
Part 7 packaging and deploymentPart 7 packaging and deployment
Part 7 packaging and deployment
techbed
 
Lab 6) package and deploy a j2 ee application
Lab 6) package and deploy a j2 ee applicationLab 6) package and deploy a j2 ee application
Lab 6) package and deploy a j2 ee application
techbed
 
Lab 5b) create a java server faces application
Lab 5b) create a java server faces applicationLab 5b) create a java server faces application
Lab 5b) create a java server faces application
techbed
 
Lab 5a) create a struts application
Lab 5a) create a struts applicationLab 5a) create a struts application
Lab 5a) create a struts application
techbed
 
First java-server-faces-tutorial-en
First java-server-faces-tutorial-enFirst java-server-faces-tutorial-en
First java-server-faces-tutorial-en
techbed
 
Part 5 running java applications
Part 5 running java applicationsPart 5 running java applications
Part 5 running java applications
techbed
 
Part 4 working with databases
Part 4 working with databasesPart 4 working with databases
Part 4 working with databases
techbed
 
Part 3 web development
Part 3 web developmentPart 3 web development
Part 3 web development
techbed
 
Lab 4) working with databases
Lab 4) working with databasesLab 4) working with databases
Lab 4) working with databases
techbed
 
Lab 3) create a web application
Lab 3) create a web applicationLab 3) create a web application
Lab 3) create a web application
techbed
 

Recently uploaded (20)

Final Evaluation.docx...........................
Final Evaluation.docx...........................Final Evaluation.docx...........................
Final Evaluation.docx...........................
l1bbyburrell
 
How to Add Button in Chatter in Odoo 18 - Odoo Slides
How to Add Button in Chatter in Odoo 18 - Odoo SlidesHow to Add Button in Chatter in Odoo 18 - Odoo Slides
How to Add Button in Chatter in Odoo 18 - Odoo Slides
Celine George
 
MCQS (EMERGENCY NURSING) DR. NASIR MUSTAFA
MCQS (EMERGENCY NURSING) DR. NASIR MUSTAFAMCQS (EMERGENCY NURSING) DR. NASIR MUSTAFA
MCQS (EMERGENCY NURSING) DR. NASIR MUSTAFA
Dr. Nasir Mustafa
 
MICROBIAL GENETICS -tranformation and tranduction.pdf
MICROBIAL GENETICS -tranformation and tranduction.pdfMICROBIAL GENETICS -tranformation and tranduction.pdf
MICROBIAL GENETICS -tranformation and tranduction.pdf
DHARMENDRA SAHU
 
COPA Apprentice exam Questions and answers PDF
COPA Apprentice exam Questions and answers PDFCOPA Apprentice exam Questions and answers PDF
COPA Apprentice exam Questions and answers PDF
SONU HEETSON
 
Mental Health Assessment in 5th semester bsc. nursing and also used in 2nd ye...
Mental Health Assessment in 5th semester bsc. nursing and also used in 2nd ye...Mental Health Assessment in 5th semester bsc. nursing and also used in 2nd ye...
Mental Health Assessment in 5th semester bsc. nursing and also used in 2nd ye...
parmarjuli1412
 
Chemotherapy of Malignancy -Anticancer.pptx
Chemotherapy of Malignancy -Anticancer.pptxChemotherapy of Malignancy -Anticancer.pptx
Chemotherapy of Malignancy -Anticancer.pptx
Mayuri Chavan
 
Origin of Brahmi script: A breaking down of various theories
Origin of Brahmi script: A breaking down of various theoriesOrigin of Brahmi script: A breaking down of various theories
Origin of Brahmi script: A breaking down of various theories
PrachiSontakke5
 
CNS infections (encephalitis, meningitis & Brain abscess
CNS infections (encephalitis, meningitis & Brain abscessCNS infections (encephalitis, meningitis & Brain abscess
CNS infections (encephalitis, meningitis & Brain abscess
Mohamed Rizk Khodair
 
How to Share Accounts Between Companies in Odoo 18
How to Share Accounts Between Companies in Odoo 18How to Share Accounts Between Companies in Odoo 18
How to Share Accounts Between Companies in Odoo 18
Celine George
 
ANTI-VIRAL DRUGS unit 3 Pharmacology 3.pptx
ANTI-VIRAL DRUGS unit 3 Pharmacology 3.pptxANTI-VIRAL DRUGS unit 3 Pharmacology 3.pptx
ANTI-VIRAL DRUGS unit 3 Pharmacology 3.pptx
Mayuri Chavan
 
LDMMIA Reiki Yoga S6 Free Workshop Money Pt 2
LDMMIA Reiki Yoga S6 Free Workshop Money Pt 2LDMMIA Reiki Yoga S6 Free Workshop Money Pt 2
LDMMIA Reiki Yoga S6 Free Workshop Money Pt 2
LDM & Mia eStudios
 
Bipolar Junction Transistors (BJTs): Basics, Construction & Configurations
Bipolar Junction Transistors (BJTs): Basics, Construction & ConfigurationsBipolar Junction Transistors (BJTs): Basics, Construction & Configurations
Bipolar Junction Transistors (BJTs): Basics, Construction & Configurations
GS Virdi
 
How to Use Upgrade Code Command in Odoo 18
How to Use Upgrade Code Command in Odoo 18How to Use Upgrade Code Command in Odoo 18
How to Use Upgrade Code Command in Odoo 18
Celine George
 
Botany Assignment Help Guide - Academic Excellence
Botany Assignment Help Guide - Academic ExcellenceBotany Assignment Help Guide - Academic Excellence
Botany Assignment Help Guide - Academic Excellence
online college homework help
 
INQUISITORS School Quiz Prelims 2025.pptx
INQUISITORS School Quiz Prelims 2025.pptxINQUISITORS School Quiz Prelims 2025.pptx
INQUISITORS School Quiz Prelims 2025.pptx
SujatyaRoy
 
IPL QUIZ | THE QUIZ CLUB OF PSGCAS | 2025.pdf
IPL QUIZ | THE QUIZ CLUB OF PSGCAS | 2025.pdfIPL QUIZ | THE QUIZ CLUB OF PSGCAS | 2025.pdf
IPL QUIZ | THE QUIZ CLUB OF PSGCAS | 2025.pdf
Quiz Club of PSG College of Arts & Science
 
Pope Leo XIV, the first Pope from North America.pptx
Pope Leo XIV, the first Pope from North America.pptxPope Leo XIV, the first Pope from North America.pptx
Pope Leo XIV, the first Pope from North America.pptx
Martin M Flynn
 
Peer Assessment_ Unit 2 Skills Development for Live Performance - for Libby.docx
Peer Assessment_ Unit 2 Skills Development for Live Performance - for Libby.docxPeer Assessment_ Unit 2 Skills Development for Live Performance - for Libby.docx
Peer Assessment_ Unit 2 Skills Development for Live Performance - for Libby.docx
19lburrell
 
Final Evaluation.docx...........................
Final Evaluation.docx...........................Final Evaluation.docx...........................
Final Evaluation.docx...........................
l1bbyburrell
 
How to Add Button in Chatter in Odoo 18 - Odoo Slides
How to Add Button in Chatter in Odoo 18 - Odoo SlidesHow to Add Button in Chatter in Odoo 18 - Odoo Slides
How to Add Button in Chatter in Odoo 18 - Odoo Slides
Celine George
 
MCQS (EMERGENCY NURSING) DR. NASIR MUSTAFA
MCQS (EMERGENCY NURSING) DR. NASIR MUSTAFAMCQS (EMERGENCY NURSING) DR. NASIR MUSTAFA
MCQS (EMERGENCY NURSING) DR. NASIR MUSTAFA
Dr. Nasir Mustafa
 
MICROBIAL GENETICS -tranformation and tranduction.pdf
MICROBIAL GENETICS -tranformation and tranduction.pdfMICROBIAL GENETICS -tranformation and tranduction.pdf
MICROBIAL GENETICS -tranformation and tranduction.pdf
DHARMENDRA SAHU
 
COPA Apprentice exam Questions and answers PDF
COPA Apprentice exam Questions and answers PDFCOPA Apprentice exam Questions and answers PDF
COPA Apprentice exam Questions and answers PDF
SONU HEETSON
 
Mental Health Assessment in 5th semester bsc. nursing and also used in 2nd ye...
Mental Health Assessment in 5th semester bsc. nursing and also used in 2nd ye...Mental Health Assessment in 5th semester bsc. nursing and also used in 2nd ye...
Mental Health Assessment in 5th semester bsc. nursing and also used in 2nd ye...
parmarjuli1412
 
Chemotherapy of Malignancy -Anticancer.pptx
Chemotherapy of Malignancy -Anticancer.pptxChemotherapy of Malignancy -Anticancer.pptx
Chemotherapy of Malignancy -Anticancer.pptx
Mayuri Chavan
 
Origin of Brahmi script: A breaking down of various theories
Origin of Brahmi script: A breaking down of various theoriesOrigin of Brahmi script: A breaking down of various theories
Origin of Brahmi script: A breaking down of various theories
PrachiSontakke5
 
CNS infections (encephalitis, meningitis & Brain abscess
CNS infections (encephalitis, meningitis & Brain abscessCNS infections (encephalitis, meningitis & Brain abscess
CNS infections (encephalitis, meningitis & Brain abscess
Mohamed Rizk Khodair
 
How to Share Accounts Between Companies in Odoo 18
How to Share Accounts Between Companies in Odoo 18How to Share Accounts Between Companies in Odoo 18
How to Share Accounts Between Companies in Odoo 18
Celine George
 
ANTI-VIRAL DRUGS unit 3 Pharmacology 3.pptx
ANTI-VIRAL DRUGS unit 3 Pharmacology 3.pptxANTI-VIRAL DRUGS unit 3 Pharmacology 3.pptx
ANTI-VIRAL DRUGS unit 3 Pharmacology 3.pptx
Mayuri Chavan
 
LDMMIA Reiki Yoga S6 Free Workshop Money Pt 2
LDMMIA Reiki Yoga S6 Free Workshop Money Pt 2LDMMIA Reiki Yoga S6 Free Workshop Money Pt 2
LDMMIA Reiki Yoga S6 Free Workshop Money Pt 2
LDM & Mia eStudios
 
Bipolar Junction Transistors (BJTs): Basics, Construction & Configurations
Bipolar Junction Transistors (BJTs): Basics, Construction & ConfigurationsBipolar Junction Transistors (BJTs): Basics, Construction & Configurations
Bipolar Junction Transistors (BJTs): Basics, Construction & Configurations
GS Virdi
 
How to Use Upgrade Code Command in Odoo 18
How to Use Upgrade Code Command in Odoo 18How to Use Upgrade Code Command in Odoo 18
How to Use Upgrade Code Command in Odoo 18
Celine George
 
Botany Assignment Help Guide - Academic Excellence
Botany Assignment Help Guide - Academic ExcellenceBotany Assignment Help Guide - Academic Excellence
Botany Assignment Help Guide - Academic Excellence
online college homework help
 
INQUISITORS School Quiz Prelims 2025.pptx
INQUISITORS School Quiz Prelims 2025.pptxINQUISITORS School Quiz Prelims 2025.pptx
INQUISITORS School Quiz Prelims 2025.pptx
SujatyaRoy
 
Pope Leo XIV, the first Pope from North America.pptx
Pope Leo XIV, the first Pope from North America.pptxPope Leo XIV, the first Pope from North America.pptx
Pope Leo XIV, the first Pope from North America.pptx
Martin M Flynn
 
Peer Assessment_ Unit 2 Skills Development for Live Performance - for Libby.docx
Peer Assessment_ Unit 2 Skills Development for Live Performance - for Libby.docxPeer Assessment_ Unit 2 Skills Development for Live Performance - for Libby.docx
Peer Assessment_ Unit 2 Skills Development for Live Performance - for Libby.docx
19lburrell
 

1326 Introduction To 8086 Microprocessor

  • 1. Introduction to 8086 Microprocessor Presented by- Rajvir Singh
  • 2. 8086 Microprocessor Belongs to a popular microprocessor series 8086, 80186, 80286, 80386, 80486, Pentium INTEL launched 8086 in 1978 8086 is a 16-bit microprocessor with 16-bit Data Bus 20-bit Address Bus
  • 3. 8086 Internal Architecture 8086 employs parallel processing 8086 CPU has two parts which operate at the same time Bus Interface Unit Execution Unit CPU functions Fetch Decode Execute 8086 CPU Bus Interface Unit (BIU) Execution Unit (EU)
  • 4. Bus Interface Unit Sends out addresses for memory locations Fetches Instructions from memory Reads / Writes data to memory Sends out addresses for I/O ports Reads / Writes data to Input/Output ports
  • 5. Execution Unit Tells BIU (addresses) where to fetch instructions or data Decodes & Executes instructions Dividing the work between BIU & EU speeds up processing
  • 7. CONTROL SYSTEM ARITHMETIC LOGIC UNIT FLAGS Instruction Queue OPERANDS ∑ Memory Interface EU BIU Instruction Decoder DESTINATION INDEX (DI) SOURCE INDEX (SI) BASE POINTER (BP) STACK POINTER (SP) DL DH CL CH BL BH AL AH EXTRA SEGMENT (ES) INSTRUCTION POINTER (IP) DATA SEGMENT (DS) STACK SEGMENT (SS) CODE SEGMENT (CS) 6 5 4 3 2 1
  • 8. Execution Unit Main components are Instruction Decoder Control System Arithmetic Logic Unit General Purpose Registers Flag Register Pointer & Index registers
  • 9. Instruction Decoder Translates instructions fetched from memory into a series of actions which EU carries out Control System Generates timing and control signals to perform the internal operations of the microprocessor Arithmetic Logic Unit EU has a 16-bit ALU which can ADD, SUBTRACT, AND, OR, increment, decrement, complement or shift binary numbers
  • 10. General Purpose Registers EU has 8 general purpose registers Can be individually used for storing 8-bit data AL register is also called Accumulator Two registers can also be combined to form 16-bit registers The valid register pairs are – AX, BX, CX, DX DL DH CL CH BL BH AL AH DL CL BL AL DX DH CX CH BX BH AX AH
  • 11. Flag Register 8086 has a 16-bit flag register Contains 9 active flags There are two types of flags in 8086 Conditional flags – six flags, set or reset by EU on the basis of results of some arithmetic operations Control flags – three flags, used to control certain operations of the processor
  • 12. Flag Register CF U PF U AF U ZF SF TF IF DF OF U U U U DIRECTION FLAG DF 9. INTERRUPT FLAG IF 8. Control Flags TRAP FLAG TF 7. OVERFLOW FLAG OF 6. SIGN FLAG SF 5. ZERO FLAG ZF 4. AUXILIARY CARRY AF 3. PARITY FLAG PF 2. Conditional Flags (Compatible with 8085, except OF) CARRY FLAG CF 1.
  • 13. Bus Interface Unit Main Components are Instruction Queue Segment Registers Instruction Pointer
  • 14. CONTROL SYSTEM ARITHMETIC LOGIC UNIT FLAGS Instruction Queue OPERANDS ∑ Memory Interface EU BIU Instruction Decoder DESTINATION INDEX (DI) SOURCE INDEX (SI) BASE POINTER (BP) STACK POINTER (SP) DL DH CL CH BL BH AL AH EXTRA SEGMENT (ES) INSTRUCTION POINTER (IP) DATA SEGMENT (DS) STACK SEGMENT (SS) CODE SEGMENT (CS) 6 5 4 3 2 1
  • 15. Instruction Queue 8086 employs parallel processing When EU is busy decoding or executing current instruction, the buses of 8086 may not be in use. At that time, BIU can use buses to fetch upto six instruction bytes for the following instructions BIU stores these pre-fetched bytes in a FIFO register called Instruction Queue When EU is ready for its next instruction, it simply reads the instruction from the queue in BIU
  • 16. Pipelining EU of 8086 does not have to wait in between for BIU to fetch next instruction byte from memory So the presence of a queue in 8086 speeds up the processing Fetching the next instruction while the current instruction executes is called pipelining
  • 17. Memory Segmentation 8086 has a 20-bit address bus So it can address a maximum of 1MB of memory 8086 can work with only four 64KB segments at a time within this 1MB range These four memory segments are called Code segment Stack segment Data segment Extra segment
  • 18. Memory 00000H FFFFFH 1MB Address Range 64KB Memory Segment Only 4 such segments can be addressed at a time 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 7 6 5 4
  • 19. Code Segment That part of memory from where BIU is currently fetching instruction code bytes Stack Segment A section of memory set aside to store addresses and data while a subprogram executes Data & Extra Segments Used for storing data values to be used in the program
  • 20. Memory 00000H FFFFFH 1MB Address Range Code Segment Stack Segment Data & Extra Segments 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
  • 21. Segment Registers hold the upper 16-bits of the starting address for each of the segments The four segment registers are CS (Code Segment register) DS (Data Segment register) SS (Stack Segment register) ES (Extra Segment register)
  • 22. Memory 00000H FFFFFH 1MB Address Range Starting Addresses of Segments 1000 0H 4000 0H 5000 0H F000 0H CS DS ES SS Stack Segment 15 14 13 12 11 10 9 8 7 Extra Segment Data Segment 4 3 Code Segment 1
  • 23. Address of a segment is of 20-bits A segment register stores only upper 16-bits BIU always inserts zeros for the lowest 4-bits of the 20-bit starting address. E.g. if CS = 348AH, then the code segment will start at 348A0H A 64-KB segment can be located anywhere in the memory, but will start at an address with zeros in the lowest 4-bits
  • 24. Instruction Pointer (IP) Register a 16-bit register Holds 16-bit offset , of the next instruction byte in the code segment BIU uses IP and CS registers to generate the 20-bit address of the instruction to be fetched from memory
  • 25. Memory 00000H FFFFFH 1MB Address Range 348A H 4214 H 38AB4 H CS IP Physical Address Start of Code Segment 348A0H Code Byte MOV AL, BL 38AB4H IP = 4214H + 0 Stack Segment 15 14 13 12 11 10 9 8 7 Extra Segment Code Segment 4 3 Data Segment 1
  • 26. Stack Segment (SS) Register Stack Pointer (SP) Register Upper 16-bits of the starting address of stack segment is stored in SS register It is located in BIU SP register holds a 16-bit offset from the start of stack segment to the top of the stack It is located in EU
  • 27. Other Pointer & Index Registers Base Pointer (BP) register Source Index (SI) register Destination Index (DI) register Can be used for temporary storage of data Main use is to hold a 16-bit offset of a data word in one of the segments
  翻译: