This document describes the implementation of an 8-bit multiplexer based array multiplier. It includes circuit diagrams and details of the cell-level implementation using 4x1 multiplexers and full adders. Simulation results are shown for a 4-bit and 8-bit version in Xilinx and Microwind tools, verifying the output. Applications of this multiplexer based array multiplier include ALUs, DSPs, and high performance algorithms. The design can be expanded to larger bit widths and using faster adder circuits.