SlideShare a Scribd company logo
VLSI DESIGN  PRESENTATION DSP IMPLEMENTATION THROUGH  FPGA
Reconfigurable Computing for Digital Signal Processing Steady advances in VLSI technology and design tools have extensively expanded the application domain of digital signal processing over the past decade.While application-specific integrated circuits (ASICs) and programmable digital signal processors (PDSPs) remain the implementation mechanisms of choice for many DSP applications,increasingly new system implementations based on  reconfigurble computing   is being considered.
DSP Implementation Spectrum
DSP Implementation Comparison
DSP PROCESSORS Compared to ASIC or FPGA hardware solutions a DSP chip is by far the slowest option. DSPs just draw too much power for portable applications. Power down sides of DSP chips become of too much of a deterrent ,most designers have turned to ASIC hardware solutions.A hard-wired , cell based custom chip.An ASIC solution will be faster , more efficient , and cheaper than its DSP chip alternative.
PARALLELISM Many characteristics of FPGA devices,in particular,make them especially attractive for use in digital signal processing systems.The fine-grained parallelism found in these devices is well matched to the high sample rates and distributed computation often required of signal processing applications in areas such as image audio,and speech processing.Given the highly pipelined and parallel nature of many DSP tasks,such as image and speech processing,these implementations have exhibited substantially better performance than standard PDSPs
Distributed Single-Chip DSP Interconnection Network
Reconfigurable DSP Processor A Reconfigurable architecture which incorporates a reconfigurable coprocessor into a DSP can have performance benefits for a reasonable increase in chip area.In addition,DSPs have many architectural features which make a combination with reconfiguarble logic feasible and beneficial.Despite the raw clock rate disadvantage of DSPs when compared with general purpose microprocessors,DSPs serve an important role in high-performance,embedded computing;A reconfigure processor on-chip can help DSPs exploit more of the parallelism found in digital signal processing applications,thus improving the processor’s overall performance
Designing Digital Signal Processing with FPGAs Designers creating an FPGA implementation begin with the knowledge that the multipliers they will need are often already fabricated on the chip.Whereas DSP processors typically have only 8 dedicated multipliers at their disposal,a higher –end FPGA device such as Altera’s Stratix offers up to 224 dedicated multipliers plus additional logic element-based multipliers are needed.
Designing Digital Signal Processing with FPGAs Complex digital signal processing applications such as finite impulse response (FIR) filters,modulation-demodulation , and encryption call for larger multiplier requirements.Given the number of multipliers available with an FPGA ,the designer’s job of defining an architecture for these types of digital signal processing applications tends to be quick and extremely flexible.Higher- end FPGA devices often feature multiple DSP blocks that can provide data throughput of up to 56 GMACS.
Digital Signal Processing Architecture A typical digital signal processing architecture includes three structures Datapath- a collection of arithmetic operators such as adders and multipliers Controller- finite state machines (FSMs) that sequence the actions of the datapath. Memory-temporary storage elements used while the algorithm executes.
What is  the major advantage of FPGA over ASIC Once a system designer has arrived at an architecture that runs the algorithm efficiently , she or he typically turns the job over to a team of hard ware designers.This team,in turn, translates the architecture into a register transfer level description in HDL (VHDL or Verilog).This translation allows hardware designers to consider the design at the appropriate level of abstraction.And it is here that a major advantage of FPGA over ASIC can be found.
How FPGA Design Deliver Faster Performance During the Place & Route phase of FPGA design,all logic components are located,wiring connections are made,and a final timing analysis is performed.Place and route software,such as Altera’s Quartus II uses the hardware designer’s timing constraints to create optimal logic mapping and placement.Critical timing paths are optimized first to help achieve timing closure faster and deliver faster performance.
Implementing DSP on FPGA FPGA that has been optimized to perform a digital signal processing task,will run anywhere from 10 times to more than 1000 times faster than a single DSP chip.Whereas a DSP processor typically employs serial processing,the parallel capacities inherent FPGA architecture will always give them both a significant edge over DSPs.DSPs just draw too much power for portable applications like Cellular Mobile Communications and Wireless LAN.Texas Instrument doesn’t use DSP for WLAN.
Implementing DSP on FPGA An increasing number of designers are turning to programmable logic devices,or FPGA , as a way to navigate the software-hardware extremes of DSP or ASIC design solutions.An FPGA that’s been enhanced for digital signal processing gives you unlimited customizing options in a chip without all the silicon physical-design work required for an ASIC solution.
RISE OF FPGA Key tasks to the rise of FPGA in the signal Processing realm could be assigned to hardware to take advantage of optimum speed , power consumption , and per unit costs,while other tasks are performed by software to speed time to market and ease legacy compatibility.With digital signal processing continuing to be a critical component in the evolution of wireless networks and in multimedia .FPGA will grow in their ability to deliver state-of-art signal processing in a fraction of the time than ASIC.
Implementing DSP Designs in Altera  Stratix Devices The most commonly used DSP functions are FIR (Finite Impulse response)filters,IIR(Infinite Impulse response filters,FFT(Fast Fourier Transform),DCT (direct Cosine Transform),Encoder/Decoder and Error Correction/Detection functions.All of these blocks perform intensive arithmetic operations such as add,subtract,multiply,multiply-add or multiply-accumulate.
The Changing World of DSP Applications DSP is often found in human computer interface such as Sound Cards Video Cards Speech Recognition DSL Modems CDMA Receiver Chips Read circuitry of hard drive and CD/DVD storage system
The Changing World of DSP Applications Wireless communications and multimedia Cellular Mobile Communications,both GSM and CDMA Wireless LANs General Purpose Processors, such as Intel Pentium, can provide much of the signal processing needed for desk-top applications such as audio and video processing.
FUTURE WORK A refinement of the programming methodology for the DSP hybrid processor as well as the many issues of interfacing the RL with the DSP.The intention is to make the programming task resemble more of a software creation problem than a hardware design exercise,a requirement crucial in making the architecture usable by DSP programmers and not just hardware designers. Future work will also quantify the effects of frequent reconfiguration on application performance.
Thank You By: Abhijay Singh Sisodia 0905EC051002
Ad

More Related Content

What's hot (20)

System-on-Chip
System-on-ChipSystem-on-Chip
System-on-Chip
Lars Jacobs
 
vlsi design flow
vlsi design flowvlsi design flow
vlsi design flow
Anish Gupta
 
Layout & Stick Diagram Design Rules
Layout & Stick Diagram Design RulesLayout & Stick Diagram Design Rules
Layout & Stick Diagram Design Rules
varun kumar
 
ASIC DESIGN FLOW
ASIC DESIGN FLOWASIC DESIGN FLOW
ASIC DESIGN FLOW
Purvi Medawala
 
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its ApplicationsComplex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
elprocus
 
System On Chip
System On ChipSystem On Chip
System On Chip
Dr. A. B. Shinde
 
Implementation of DSP Algorithms on FPGA
Implementation of DSP Algorithms on FPGAImplementation of DSP Algorithms on FPGA
Implementation of DSP Algorithms on FPGA
Silicon Mentor
 
Logic Synthesis
Logic SynthesisLogic Synthesis
Logic Synthesis
VandanaPagar1
 
Introduction to DSP Processors-UNIT-6
Introduction to DSP Processors-UNIT-6Introduction to DSP Processors-UNIT-6
Introduction to DSP Processors-UNIT-6
Ananda Gopathoti
 
Altera flex
Altera flexAltera flex
Altera flex
Sharmil Nila
 
fpga programming
fpga programmingfpga programming
fpga programming
Anish Gupta
 
SOC Processors Used in SOC
SOC Processors Used in SOCSOC Processors Used in SOC
SOC Processors Used in SOC
Dr. A. B. Shinde
 
Fundamentals of FPGA
Fundamentals of FPGAFundamentals of FPGA
Fundamentals of FPGA
velamakuri
 
Asic design flow
Asic design flowAsic design flow
Asic design flow
yogeshwaran k
 
RISC-V Introduction
RISC-V IntroductionRISC-V Introduction
RISC-V Introduction
Yi-Hsiu Hsu
 
SOC Design Challenges and Practices
SOC Design Challenges and PracticesSOC Design Challenges and Practices
SOC Design Challenges and Practices
Dr. Shivananda Koteshwar
 
VLSI Technology
VLSI TechnologyVLSI Technology
VLSI Technology
Hasib Hossen
 
Vlsi physical design
Vlsi physical designVlsi physical design
Vlsi physical design
I World Tech
 
Report on VLSI
Report on VLSIReport on VLSI
Report on VLSI
MAYANK KUMAR
 
Digital VLSI Design : Introduction
Digital VLSI Design : IntroductionDigital VLSI Design : Introduction
Digital VLSI Design : Introduction
Usha Mehta
 
vlsi design flow
vlsi design flowvlsi design flow
vlsi design flow
Anish Gupta
 
Layout & Stick Diagram Design Rules
Layout & Stick Diagram Design RulesLayout & Stick Diagram Design Rules
Layout & Stick Diagram Design Rules
varun kumar
 
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its ApplicationsComplex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
elprocus
 
Implementation of DSP Algorithms on FPGA
Implementation of DSP Algorithms on FPGAImplementation of DSP Algorithms on FPGA
Implementation of DSP Algorithms on FPGA
Silicon Mentor
 
Introduction to DSP Processors-UNIT-6
Introduction to DSP Processors-UNIT-6Introduction to DSP Processors-UNIT-6
Introduction to DSP Processors-UNIT-6
Ananda Gopathoti
 
fpga programming
fpga programmingfpga programming
fpga programming
Anish Gupta
 
SOC Processors Used in SOC
SOC Processors Used in SOCSOC Processors Used in SOC
SOC Processors Used in SOC
Dr. A. B. Shinde
 
Fundamentals of FPGA
Fundamentals of FPGAFundamentals of FPGA
Fundamentals of FPGA
velamakuri
 
RISC-V Introduction
RISC-V IntroductionRISC-V Introduction
RISC-V Introduction
Yi-Hsiu Hsu
 
Vlsi physical design
Vlsi physical designVlsi physical design
Vlsi physical design
I World Tech
 
Digital VLSI Design : Introduction
Digital VLSI Design : IntroductionDigital VLSI Design : Introduction
Digital VLSI Design : Introduction
Usha Mehta
 

Viewers also liked (20)

динамическое управление частотой выборки ацп с помощью фапч
динамическое управление частотой выборки ацп с помощью фапчдинамическое управление частотой выборки ацп с помощью фапч
динамическое управление частотой выборки ацп с помощью фапч
Andrey Skladchikov
 
Mastering FPGA Design through Debug, Adrian Hernandez, Xilinx
Mastering FPGA Design through Debug, Adrian Hernandez, XilinxMastering FPGA Design through Debug, Adrian Hernandez, Xilinx
Mastering FPGA Design through Debug, Adrian Hernandez, Xilinx
FPGA Central
 
использование .Net framework
использование .Net frameworkиспользование .Net framework
использование .Net framework
jskonst
 
снк передачи данных Atl186 ofdm-share
снк передачи данных Atl186 ofdm-shareснк передачи данных Atl186 ofdm-share
снк передачи данных Atl186 ofdm-share
Pavel Ivanov
 
02 История Open-Source Hardware - Олег Садов
02 История Open-Source Hardware - Олег Садов02 История Open-Source Hardware - Олег Садов
02 История Open-Source Hardware - Олег Садов
Alexander Chemeris
 
04.02 Marsohod
04.02 Marsohod04.02 Marsohod
04.02 Marsohod
Alexander Chemeris
 
2011 Никифоров А.А. доклад " Применение алгоритма DELAY AND MULTIPLY APPROACH...
2011 Никифоров А.А. доклад " Применение алгоритма DELAY AND MULTIPLY APPROACH...2011 Никифоров А.А. доклад " Применение алгоритма DELAY AND MULTIPLY APPROACH...
2011 Никифоров А.А. доклад " Применение алгоритма DELAY AND MULTIPLY APPROACH...
RF-Lab
 
MIPI DevCon 2016: Multiple MIPI CSI-2 Cameras Leveraging FPGAs
MIPI DevCon 2016: Multiple MIPI CSI-2 Cameras Leveraging FPGAsMIPI DevCon 2016: Multiple MIPI CSI-2 Cameras Leveraging FPGAs
MIPI DevCon 2016: Multiple MIPI CSI-2 Cameras Leveraging FPGAs
MIPI Alliance
 
Gps игры: как использовать смартфоны в обучении
Gps игры: как использовать смартфоны в обученииGps игры: как использовать смартфоны в обучении
Gps игры: как использовать смартфоны в обучении
Анатолий Шперх
 
FPGA Applications in Finance
FPGA Applications in FinanceFPGA Applications in Finance
FPGA Applications in Finance
zpektral
 
смартфон как физическая лаборатория
смартфон как физическая лабораториясмартфон как физическая лаборатория
смартфон как физическая лаборатория
Анатолий Шперх
 
Fpga computing
Fpga computingFpga computing
Fpga computing
rinnocente
 
MIPI DevCon 2016: Implementing MIPI C-PHY
MIPI DevCon 2016: Implementing MIPI C-PHYMIPI DevCon 2016: Implementing MIPI C-PHY
MIPI DevCon 2016: Implementing MIPI C-PHY
MIPI Alliance
 
Mотивация в организациях чаще всего АНТИмотивация. Путь Самурая
Mотивация в организациях чаще всего АНТИмотивация. Путь СамураяMотивация в организациях чаще всего АНТИмотивация. Путь Самурая
Mотивация в организациях чаще всего АНТИмотивация. Путь Самурая
Darius Radkevicius
 
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
Analog Devices, Inc.
 
Real Time Clock Interfacing with FPGA
Real Time Clock Interfacing with FPGAReal Time Clock Interfacing with FPGA
Real Time Clock Interfacing with FPGA
Mafaz Ahmed
 
FPGA Tutorial - LCD Interface
FPGA Tutorial - LCD InterfaceFPGA Tutorial - LCD Interface
FPGA Tutorial - LCD Interface
Politeknik Elektronika Negeri Surabaya
 
Uart
UartUart
Uart
cs1090211
 
Fpga programming
Fpga programmingFpga programming
Fpga programming
Amr Ali (ISTQB CTAL Full, CSM, ITIL Foundation)
 
динамическое управление частотой выборки ацп с помощью фапч
динамическое управление частотой выборки ацп с помощью фапчдинамическое управление частотой выборки ацп с помощью фапч
динамическое управление частотой выборки ацп с помощью фапч
Andrey Skladchikov
 
Mastering FPGA Design through Debug, Adrian Hernandez, Xilinx
Mastering FPGA Design through Debug, Adrian Hernandez, XilinxMastering FPGA Design through Debug, Adrian Hernandez, Xilinx
Mastering FPGA Design through Debug, Adrian Hernandez, Xilinx
FPGA Central
 
использование .Net framework
использование .Net frameworkиспользование .Net framework
использование .Net framework
jskonst
 
снк передачи данных Atl186 ofdm-share
снк передачи данных Atl186 ofdm-shareснк передачи данных Atl186 ofdm-share
снк передачи данных Atl186 ofdm-share
Pavel Ivanov
 
02 История Open-Source Hardware - Олег Садов
02 История Open-Source Hardware - Олег Садов02 История Open-Source Hardware - Олег Садов
02 История Open-Source Hardware - Олег Садов
Alexander Chemeris
 
2011 Никифоров А.А. доклад " Применение алгоритма DELAY AND MULTIPLY APPROACH...
2011 Никифоров А.А. доклад " Применение алгоритма DELAY AND MULTIPLY APPROACH...2011 Никифоров А.А. доклад " Применение алгоритма DELAY AND MULTIPLY APPROACH...
2011 Никифоров А.А. доклад " Применение алгоритма DELAY AND MULTIPLY APPROACH...
RF-Lab
 
MIPI DevCon 2016: Multiple MIPI CSI-2 Cameras Leveraging FPGAs
MIPI DevCon 2016: Multiple MIPI CSI-2 Cameras Leveraging FPGAsMIPI DevCon 2016: Multiple MIPI CSI-2 Cameras Leveraging FPGAs
MIPI DevCon 2016: Multiple MIPI CSI-2 Cameras Leveraging FPGAs
MIPI Alliance
 
Gps игры: как использовать смартфоны в обучении
Gps игры: как использовать смартфоны в обученииGps игры: как использовать смартфоны в обучении
Gps игры: как использовать смартфоны в обучении
Анатолий Шперх
 
FPGA Applications in Finance
FPGA Applications in FinanceFPGA Applications in Finance
FPGA Applications in Finance
zpektral
 
смартфон как физическая лаборатория
смартфон как физическая лабораториясмартфон как физическая лаборатория
смартфон как физическая лаборатория
Анатолий Шперх
 
Fpga computing
Fpga computingFpga computing
Fpga computing
rinnocente
 
MIPI DevCon 2016: Implementing MIPI C-PHY
MIPI DevCon 2016: Implementing MIPI C-PHYMIPI DevCon 2016: Implementing MIPI C-PHY
MIPI DevCon 2016: Implementing MIPI C-PHY
MIPI Alliance
 
Mотивация в организациях чаще всего АНТИмотивация. Путь Самурая
Mотивация в организациях чаще всего АНТИмотивация. Путь СамураяMотивация в организациях чаще всего АНТИмотивация. Путь Самурая
Mотивация в организациях чаще всего АНТИмотивация. Путь Самурая
Darius Radkevicius
 
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
Analog Devices, Inc.
 
Real Time Clock Interfacing with FPGA
Real Time Clock Interfacing with FPGAReal Time Clock Interfacing with FPGA
Real Time Clock Interfacing with FPGA
Mafaz Ahmed
 
Ad

Similar to DSP by FPGA (20)

Main (3)
Main (3)Main (3)
Main (3)
monty_mvh
 
Dsp Based Field Programable Gate Array
Dsp Based Field Programable Gate ArrayDsp Based Field Programable Gate Array
Dsp Based Field Programable Gate Array
decebems
 
Maximize Your Project’s Potential with FPGA Programming A Guide.pptx
Maximize Your Project’s Potential with FPGA Programming A Guide.pptxMaximize Your Project’s Potential with FPGA Programming A Guide.pptx
Maximize Your Project’s Potential with FPGA Programming A Guide.pptx
Voler Systems
 
How e fpga future proofs data centers
How e fpga future proofs data centersHow e fpga future proofs data centers
How e fpga future proofs data centers
donnabrown085
 
0507036
05070360507036
0507036
meraz rizel
 
Digital Signal Processing with FPGAs for Accelerated AI
Digital Signal Processing with FPGAs for Accelerated AIDigital Signal Processing with FPGAs for Accelerated AI
Digital Signal Processing with FPGAs for Accelerated AI
Logic Fruit Technologies
 
Ch2 embedded processors-iii
Ch2 embedded processors-iiiCh2 embedded processors-iii
Ch2 embedded processors-iii
Ankit Shah
 
Design and Implementation of FPGA Based Signal Processing Card
Design and Implementation of FPGA Based Signal Processing Card  Design and Implementation of FPGA Based Signal Processing Card
Design and Implementation of FPGA Based Signal Processing Card
VLSICS Design
 
FPGA Design for Embedded Systems BY Embedded Hash
FPGA Design for Embedded Systems BY Embedded HashFPGA Design for Embedded Systems BY Embedded Hash
FPGA Design for Embedded Systems BY Embedded Hash
Embedded Hash
 
Fixed-point Multi-Core DSP Platform
Fixed-point Multi-Core DSP PlatformFixed-point Multi-Core DSP Platform
Fixed-point Multi-Core DSP Platform
Sundance Multiprocessor Technology Ltd.
 
39245196 intro-es-iii
39245196 intro-es-iii39245196 intro-es-iii
39245196 intro-es-iii
Embeddedbvp
 
AXONIM Devices presentation
AXONIM Devices presentationAXONIM Devices presentation
AXONIM Devices presentation
Vitaliy Bozhkov ✔
 
Introduction to EDA Tools
Introduction to EDA ToolsIntroduction to EDA Tools
Introduction to EDA Tools
venkatasuman1983
 
Electronics Engineer Portfolio
Electronics Engineer PortfolioElectronics Engineer Portfolio
Electronics Engineer Portfolio
Anupama Sujith
 
Ackelware sl
Ackelware slAckelware sl
Ackelware sl
Raúl Fernández Cardenal
 
Fpga seminar
Fpga seminarFpga seminar
Fpga seminar
Padmanaban Kalyanaraman
 
FPGA Seminar
FPGA SeminarFPGA Seminar
FPGA Seminar
Padmanaban Kalyanaraman
 
Lesson 14 Electronic design with FPGAs (Lecture 7).ppt
Lesson 14 Electronic design with FPGAs (Lecture 7).pptLesson 14 Electronic design with FPGAs (Lecture 7).ppt
Lesson 14 Electronic design with FPGAs (Lecture 7).ppt
MdRayhanTanvir
 
Sudhakar_Resume
Sudhakar_ResumeSudhakar_Resume
Sudhakar_Resume
sudhakar
 
module 1-2 - Design Methods, parameters and examples.pptx
module 1-2 - Design Methods, parameters and examples.pptxmodule 1-2 - Design Methods, parameters and examples.pptx
module 1-2 - Design Methods, parameters and examples.pptx
Maaz609108
 
Dsp Based Field Programable Gate Array
Dsp Based Field Programable Gate ArrayDsp Based Field Programable Gate Array
Dsp Based Field Programable Gate Array
decebems
 
Maximize Your Project’s Potential with FPGA Programming A Guide.pptx
Maximize Your Project’s Potential with FPGA Programming A Guide.pptxMaximize Your Project’s Potential with FPGA Programming A Guide.pptx
Maximize Your Project’s Potential with FPGA Programming A Guide.pptx
Voler Systems
 
How e fpga future proofs data centers
How e fpga future proofs data centersHow e fpga future proofs data centers
How e fpga future proofs data centers
donnabrown085
 
Digital Signal Processing with FPGAs for Accelerated AI
Digital Signal Processing with FPGAs for Accelerated AIDigital Signal Processing with FPGAs for Accelerated AI
Digital Signal Processing with FPGAs for Accelerated AI
Logic Fruit Technologies
 
Ch2 embedded processors-iii
Ch2 embedded processors-iiiCh2 embedded processors-iii
Ch2 embedded processors-iii
Ankit Shah
 
Design and Implementation of FPGA Based Signal Processing Card
Design and Implementation of FPGA Based Signal Processing Card  Design and Implementation of FPGA Based Signal Processing Card
Design and Implementation of FPGA Based Signal Processing Card
VLSICS Design
 
FPGA Design for Embedded Systems BY Embedded Hash
FPGA Design for Embedded Systems BY Embedded HashFPGA Design for Embedded Systems BY Embedded Hash
FPGA Design for Embedded Systems BY Embedded Hash
Embedded Hash
 
39245196 intro-es-iii
39245196 intro-es-iii39245196 intro-es-iii
39245196 intro-es-iii
Embeddedbvp
 
Electronics Engineer Portfolio
Electronics Engineer PortfolioElectronics Engineer Portfolio
Electronics Engineer Portfolio
Anupama Sujith
 
Lesson 14 Electronic design with FPGAs (Lecture 7).ppt
Lesson 14 Electronic design with FPGAs (Lecture 7).pptLesson 14 Electronic design with FPGAs (Lecture 7).ppt
Lesson 14 Electronic design with FPGAs (Lecture 7).ppt
MdRayhanTanvir
 
Sudhakar_Resume
Sudhakar_ResumeSudhakar_Resume
Sudhakar_Resume
sudhakar
 
module 1-2 - Design Methods, parameters and examples.pptx
module 1-2 - Design Methods, parameters and examples.pptxmodule 1-2 - Design Methods, parameters and examples.pptx
module 1-2 - Design Methods, parameters and examples.pptx
Maaz609108
 
Ad

More from Abhijay Sisodia (6)

Connected Home- HomeBrain Internet of Things project
Connected Home- HomeBrain   Internet of Things projectConnected Home- HomeBrain   Internet of Things project
Connected Home- HomeBrain Internet of Things project
Abhijay Sisodia
 
M2M Opportunity in India
M2M Opportunity in IndiaM2M Opportunity in India
M2M Opportunity in India
Abhijay Sisodia
 
ConnectM Corporate Overview (jan 2014)
ConnectM Corporate Overview (jan 2014)ConnectM Corporate Overview (jan 2014)
ConnectM Corporate Overview (jan 2014)
Abhijay Sisodia
 
Dissertation Defence
Dissertation DefenceDissertation Defence
Dissertation Defence
Abhijay Sisodia
 
Pulse code modulation
Pulse code modulationPulse code modulation
Pulse code modulation
Abhijay Sisodia
 
Connected Home- HomeBrain Internet of Things project
Connected Home- HomeBrain   Internet of Things projectConnected Home- HomeBrain   Internet of Things project
Connected Home- HomeBrain Internet of Things project
Abhijay Sisodia
 
M2M Opportunity in India
M2M Opportunity in IndiaM2M Opportunity in India
M2M Opportunity in India
Abhijay Sisodia
 
ConnectM Corporate Overview (jan 2014)
ConnectM Corporate Overview (jan 2014)ConnectM Corporate Overview (jan 2014)
ConnectM Corporate Overview (jan 2014)
Abhijay Sisodia
 

Recently uploaded (20)

Design pattern talk by Kaya Weers - 2025 (v2)
Design pattern talk by Kaya Weers - 2025 (v2)Design pattern talk by Kaya Weers - 2025 (v2)
Design pattern talk by Kaya Weers - 2025 (v2)
Kaya Weers
 
accessibility Considerations during Design by Rick Blair, Schneider Electric
accessibility Considerations during Design by Rick Blair, Schneider Electricaccessibility Considerations during Design by Rick Blair, Schneider Electric
accessibility Considerations during Design by Rick Blair, Schneider Electric
UXPA Boston
 
Slack like a pro: strategies for 10x engineering teams
Slack like a pro: strategies for 10x engineering teamsSlack like a pro: strategies for 10x engineering teams
Slack like a pro: strategies for 10x engineering teams
Nacho Cougil
 
Understanding SEO in the Age of AI.pdf
Understanding SEO in the Age of AI.pdfUnderstanding SEO in the Age of AI.pdf
Understanding SEO in the Age of AI.pdf
Fulcrum Concepts, LLC
 
Top 5 Qualities to Look for in Salesforce Partners in 2025
Top 5 Qualities to Look for in Salesforce Partners in 2025Top 5 Qualities to Look for in Salesforce Partners in 2025
Top 5 Qualities to Look for in Salesforce Partners in 2025
Damco Salesforce Services
 
Cybersecurity Threat Vectors and Mitigation
Cybersecurity Threat Vectors and MitigationCybersecurity Threat Vectors and Mitigation
Cybersecurity Threat Vectors and Mitigation
VICTOR MAESTRE RAMIREZ
 
UiPath AgentHack - Build the AI agents of tomorrow_Enablement 1.pptx
UiPath AgentHack - Build the AI agents of tomorrow_Enablement 1.pptxUiPath AgentHack - Build the AI agents of tomorrow_Enablement 1.pptx
UiPath AgentHack - Build the AI agents of tomorrow_Enablement 1.pptx
anabulhac
 
Crazy Incentives and How They Kill Security. How Do You Turn the Wheel?
Crazy Incentives and How They Kill Security. How Do You Turn the Wheel?Crazy Incentives and How They Kill Security. How Do You Turn the Wheel?
Crazy Incentives and How They Kill Security. How Do You Turn the Wheel?
Christian Folini
 
Shoehorning dependency injection into a FP language, what does it take?
Shoehorning dependency injection into a FP language, what does it take?Shoehorning dependency injection into a FP language, what does it take?
Shoehorning dependency injection into a FP language, what does it take?
Eric Torreborre
 
ICDCC 2025: Securing Agentic AI - Eryk Budi Pratama.pdf
ICDCC 2025: Securing Agentic AI - Eryk Budi Pratama.pdfICDCC 2025: Securing Agentic AI - Eryk Budi Pratama.pdf
ICDCC 2025: Securing Agentic AI - Eryk Budi Pratama.pdf
Eryk Budi Pratama
 
OpenAI Just Announced Codex: A cloud engineering agent that excels in handlin...
OpenAI Just Announced Codex: A cloud engineering agent that excels in handlin...OpenAI Just Announced Codex: A cloud engineering agent that excels in handlin...
OpenAI Just Announced Codex: A cloud engineering agent that excels in handlin...
SOFTTECHHUB
 
IT488 Wireless Sensor Networks_Information Technology
IT488 Wireless Sensor Networks_Information TechnologyIT488 Wireless Sensor Networks_Information Technology
IT488 Wireless Sensor Networks_Information Technology
SHEHABALYAMANI
 
Artificial_Intelligence_in_Everyday_Life.pptx
Artificial_Intelligence_in_Everyday_Life.pptxArtificial_Intelligence_in_Everyday_Life.pptx
Artificial_Intelligence_in_Everyday_Life.pptx
03ANMOLCHAURASIYA
 
machines-for-woodworking-shops-en-compressed.pdf
machines-for-woodworking-shops-en-compressed.pdfmachines-for-woodworking-shops-en-compressed.pdf
machines-for-woodworking-shops-en-compressed.pdf
AmirStern2
 
IT484 Cyber Forensics_Information Technology
IT484 Cyber Forensics_Information TechnologyIT484 Cyber Forensics_Information Technology
IT484 Cyber Forensics_Information Technology
SHEHABALYAMANI
 
React Native for Business Solutions: Building Scalable Apps for Success
React Native for Business Solutions: Building Scalable Apps for SuccessReact Native for Business Solutions: Building Scalable Apps for Success
React Native for Business Solutions: Building Scalable Apps for Success
Amelia Swank
 
Agentic Automation - Delhi UiPath Community Meetup
Agentic Automation - Delhi UiPath Community MeetupAgentic Automation - Delhi UiPath Community Meetup
Agentic Automation - Delhi UiPath Community Meetup
Manoj Batra (1600 + Connections)
 
Limecraft Webinar - 2025.3 release, featuring Content Delivery, Graphic Conte...
Limecraft Webinar - 2025.3 release, featuring Content Delivery, Graphic Conte...Limecraft Webinar - 2025.3 release, featuring Content Delivery, Graphic Conte...
Limecraft Webinar - 2025.3 release, featuring Content Delivery, Graphic Conte...
Maarten Verwaest
 
Top Hyper-Casual Game Studio Services
Top  Hyper-Casual  Game  Studio ServicesTop  Hyper-Casual  Game  Studio Services
Top Hyper-Casual Game Studio Services
Nova Carter
 
Computer Systems Quiz Presentation in Purple Bold Style (4).pdf
Computer Systems Quiz Presentation in Purple Bold Style (4).pdfComputer Systems Quiz Presentation in Purple Bold Style (4).pdf
Computer Systems Quiz Presentation in Purple Bold Style (4).pdf
fizarcse
 
Design pattern talk by Kaya Weers - 2025 (v2)
Design pattern talk by Kaya Weers - 2025 (v2)Design pattern talk by Kaya Weers - 2025 (v2)
Design pattern talk by Kaya Weers - 2025 (v2)
Kaya Weers
 
accessibility Considerations during Design by Rick Blair, Schneider Electric
accessibility Considerations during Design by Rick Blair, Schneider Electricaccessibility Considerations during Design by Rick Blair, Schneider Electric
accessibility Considerations during Design by Rick Blair, Schneider Electric
UXPA Boston
 
Slack like a pro: strategies for 10x engineering teams
Slack like a pro: strategies for 10x engineering teamsSlack like a pro: strategies for 10x engineering teams
Slack like a pro: strategies for 10x engineering teams
Nacho Cougil
 
Understanding SEO in the Age of AI.pdf
Understanding SEO in the Age of AI.pdfUnderstanding SEO in the Age of AI.pdf
Understanding SEO in the Age of AI.pdf
Fulcrum Concepts, LLC
 
Top 5 Qualities to Look for in Salesforce Partners in 2025
Top 5 Qualities to Look for in Salesforce Partners in 2025Top 5 Qualities to Look for in Salesforce Partners in 2025
Top 5 Qualities to Look for in Salesforce Partners in 2025
Damco Salesforce Services
 
Cybersecurity Threat Vectors and Mitigation
Cybersecurity Threat Vectors and MitigationCybersecurity Threat Vectors and Mitigation
Cybersecurity Threat Vectors and Mitigation
VICTOR MAESTRE RAMIREZ
 
UiPath AgentHack - Build the AI agents of tomorrow_Enablement 1.pptx
UiPath AgentHack - Build the AI agents of tomorrow_Enablement 1.pptxUiPath AgentHack - Build the AI agents of tomorrow_Enablement 1.pptx
UiPath AgentHack - Build the AI agents of tomorrow_Enablement 1.pptx
anabulhac
 
Crazy Incentives and How They Kill Security. How Do You Turn the Wheel?
Crazy Incentives and How They Kill Security. How Do You Turn the Wheel?Crazy Incentives and How They Kill Security. How Do You Turn the Wheel?
Crazy Incentives and How They Kill Security. How Do You Turn the Wheel?
Christian Folini
 
Shoehorning dependency injection into a FP language, what does it take?
Shoehorning dependency injection into a FP language, what does it take?Shoehorning dependency injection into a FP language, what does it take?
Shoehorning dependency injection into a FP language, what does it take?
Eric Torreborre
 
ICDCC 2025: Securing Agentic AI - Eryk Budi Pratama.pdf
ICDCC 2025: Securing Agentic AI - Eryk Budi Pratama.pdfICDCC 2025: Securing Agentic AI - Eryk Budi Pratama.pdf
ICDCC 2025: Securing Agentic AI - Eryk Budi Pratama.pdf
Eryk Budi Pratama
 
OpenAI Just Announced Codex: A cloud engineering agent that excels in handlin...
OpenAI Just Announced Codex: A cloud engineering agent that excels in handlin...OpenAI Just Announced Codex: A cloud engineering agent that excels in handlin...
OpenAI Just Announced Codex: A cloud engineering agent that excels in handlin...
SOFTTECHHUB
 
IT488 Wireless Sensor Networks_Information Technology
IT488 Wireless Sensor Networks_Information TechnologyIT488 Wireless Sensor Networks_Information Technology
IT488 Wireless Sensor Networks_Information Technology
SHEHABALYAMANI
 
Artificial_Intelligence_in_Everyday_Life.pptx
Artificial_Intelligence_in_Everyday_Life.pptxArtificial_Intelligence_in_Everyday_Life.pptx
Artificial_Intelligence_in_Everyday_Life.pptx
03ANMOLCHAURASIYA
 
machines-for-woodworking-shops-en-compressed.pdf
machines-for-woodworking-shops-en-compressed.pdfmachines-for-woodworking-shops-en-compressed.pdf
machines-for-woodworking-shops-en-compressed.pdf
AmirStern2
 
IT484 Cyber Forensics_Information Technology
IT484 Cyber Forensics_Information TechnologyIT484 Cyber Forensics_Information Technology
IT484 Cyber Forensics_Information Technology
SHEHABALYAMANI
 
React Native for Business Solutions: Building Scalable Apps for Success
React Native for Business Solutions: Building Scalable Apps for SuccessReact Native for Business Solutions: Building Scalable Apps for Success
React Native for Business Solutions: Building Scalable Apps for Success
Amelia Swank
 
Limecraft Webinar - 2025.3 release, featuring Content Delivery, Graphic Conte...
Limecraft Webinar - 2025.3 release, featuring Content Delivery, Graphic Conte...Limecraft Webinar - 2025.3 release, featuring Content Delivery, Graphic Conte...
Limecraft Webinar - 2025.3 release, featuring Content Delivery, Graphic Conte...
Maarten Verwaest
 
Top Hyper-Casual Game Studio Services
Top  Hyper-Casual  Game  Studio ServicesTop  Hyper-Casual  Game  Studio Services
Top Hyper-Casual Game Studio Services
Nova Carter
 
Computer Systems Quiz Presentation in Purple Bold Style (4).pdf
Computer Systems Quiz Presentation in Purple Bold Style (4).pdfComputer Systems Quiz Presentation in Purple Bold Style (4).pdf
Computer Systems Quiz Presentation in Purple Bold Style (4).pdf
fizarcse
 

DSP by FPGA

  • 1. VLSI DESIGN PRESENTATION DSP IMPLEMENTATION THROUGH FPGA
  • 2. Reconfigurable Computing for Digital Signal Processing Steady advances in VLSI technology and design tools have extensively expanded the application domain of digital signal processing over the past decade.While application-specific integrated circuits (ASICs) and programmable digital signal processors (PDSPs) remain the implementation mechanisms of choice for many DSP applications,increasingly new system implementations based on reconfigurble computing is being considered.
  • 5. DSP PROCESSORS Compared to ASIC or FPGA hardware solutions a DSP chip is by far the slowest option. DSPs just draw too much power for portable applications. Power down sides of DSP chips become of too much of a deterrent ,most designers have turned to ASIC hardware solutions.A hard-wired , cell based custom chip.An ASIC solution will be faster , more efficient , and cheaper than its DSP chip alternative.
  • 6. PARALLELISM Many characteristics of FPGA devices,in particular,make them especially attractive for use in digital signal processing systems.The fine-grained parallelism found in these devices is well matched to the high sample rates and distributed computation often required of signal processing applications in areas such as image audio,and speech processing.Given the highly pipelined and parallel nature of many DSP tasks,such as image and speech processing,these implementations have exhibited substantially better performance than standard PDSPs
  • 7. Distributed Single-Chip DSP Interconnection Network
  • 8. Reconfigurable DSP Processor A Reconfigurable architecture which incorporates a reconfigurable coprocessor into a DSP can have performance benefits for a reasonable increase in chip area.In addition,DSPs have many architectural features which make a combination with reconfiguarble logic feasible and beneficial.Despite the raw clock rate disadvantage of DSPs when compared with general purpose microprocessors,DSPs serve an important role in high-performance,embedded computing;A reconfigure processor on-chip can help DSPs exploit more of the parallelism found in digital signal processing applications,thus improving the processor’s overall performance
  • 9. Designing Digital Signal Processing with FPGAs Designers creating an FPGA implementation begin with the knowledge that the multipliers they will need are often already fabricated on the chip.Whereas DSP processors typically have only 8 dedicated multipliers at their disposal,a higher –end FPGA device such as Altera’s Stratix offers up to 224 dedicated multipliers plus additional logic element-based multipliers are needed.
  • 10. Designing Digital Signal Processing with FPGAs Complex digital signal processing applications such as finite impulse response (FIR) filters,modulation-demodulation , and encryption call for larger multiplier requirements.Given the number of multipliers available with an FPGA ,the designer’s job of defining an architecture for these types of digital signal processing applications tends to be quick and extremely flexible.Higher- end FPGA devices often feature multiple DSP blocks that can provide data throughput of up to 56 GMACS.
  • 11. Digital Signal Processing Architecture A typical digital signal processing architecture includes three structures Datapath- a collection of arithmetic operators such as adders and multipliers Controller- finite state machines (FSMs) that sequence the actions of the datapath. Memory-temporary storage elements used while the algorithm executes.
  • 12. What is the major advantage of FPGA over ASIC Once a system designer has arrived at an architecture that runs the algorithm efficiently , she or he typically turns the job over to a team of hard ware designers.This team,in turn, translates the architecture into a register transfer level description in HDL (VHDL or Verilog).This translation allows hardware designers to consider the design at the appropriate level of abstraction.And it is here that a major advantage of FPGA over ASIC can be found.
  • 13. How FPGA Design Deliver Faster Performance During the Place & Route phase of FPGA design,all logic components are located,wiring connections are made,and a final timing analysis is performed.Place and route software,such as Altera’s Quartus II uses the hardware designer’s timing constraints to create optimal logic mapping and placement.Critical timing paths are optimized first to help achieve timing closure faster and deliver faster performance.
  • 14. Implementing DSP on FPGA FPGA that has been optimized to perform a digital signal processing task,will run anywhere from 10 times to more than 1000 times faster than a single DSP chip.Whereas a DSP processor typically employs serial processing,the parallel capacities inherent FPGA architecture will always give them both a significant edge over DSPs.DSPs just draw too much power for portable applications like Cellular Mobile Communications and Wireless LAN.Texas Instrument doesn’t use DSP for WLAN.
  • 15. Implementing DSP on FPGA An increasing number of designers are turning to programmable logic devices,or FPGA , as a way to navigate the software-hardware extremes of DSP or ASIC design solutions.An FPGA that’s been enhanced for digital signal processing gives you unlimited customizing options in a chip without all the silicon physical-design work required for an ASIC solution.
  • 16. RISE OF FPGA Key tasks to the rise of FPGA in the signal Processing realm could be assigned to hardware to take advantage of optimum speed , power consumption , and per unit costs,while other tasks are performed by software to speed time to market and ease legacy compatibility.With digital signal processing continuing to be a critical component in the evolution of wireless networks and in multimedia .FPGA will grow in their ability to deliver state-of-art signal processing in a fraction of the time than ASIC.
  • 17. Implementing DSP Designs in Altera  Stratix Devices The most commonly used DSP functions are FIR (Finite Impulse response)filters,IIR(Infinite Impulse response filters,FFT(Fast Fourier Transform),DCT (direct Cosine Transform),Encoder/Decoder and Error Correction/Detection functions.All of these blocks perform intensive arithmetic operations such as add,subtract,multiply,multiply-add or multiply-accumulate.
  • 18. The Changing World of DSP Applications DSP is often found in human computer interface such as Sound Cards Video Cards Speech Recognition DSL Modems CDMA Receiver Chips Read circuitry of hard drive and CD/DVD storage system
  • 19. The Changing World of DSP Applications Wireless communications and multimedia Cellular Mobile Communications,both GSM and CDMA Wireless LANs General Purpose Processors, such as Intel Pentium, can provide much of the signal processing needed for desk-top applications such as audio and video processing.
  • 20. FUTURE WORK A refinement of the programming methodology for the DSP hybrid processor as well as the many issues of interfacing the RL with the DSP.The intention is to make the programming task resemble more of a software creation problem than a hardware design exercise,a requirement crucial in making the architecture usable by DSP programmers and not just hardware designers. Future work will also quantify the effects of frequent reconfiguration on application performance.
  • 21. Thank You By: Abhijay Singh Sisodia 0905EC051002
  翻译: