SlideShare a Scribd company logo
COMPUTER ORGANIZATION & ARCHITECTURE
C.O:
It is a physical interconnection along several hardware components of a
computer. It deals with the functions of different peripherals of the computer.
OPERATION:
It is a set of rules. It has 3 parts:
1. Operands
2. Operators
3. Transformation rules
Software: set of programs
Programs: set of instructions
Instructions: set of operations
Operations: set of rules
Functions of CPU/Processor:
1. Fetch inst.
2. Interpret inst.
3. Fetch data
4. Process data
5. Write data
B.U.S:
It is a communication pathway connecting two or more hardware devices.
1. Address bus: carries the address info. Of data or inst.(specifies the
address or memory location of data)
2. Data bus: carries data or inst. (storing or loading or movement of data)
3. control bus: used to send signals to various devices.
Stored program: program + data stored in same memory location.
CACHE MEMORY:
high speed memory used in-between CPU & main memory to increase the speed of
processing by making current programs & data available to the CPU at a rapid
rate
Control unit stores info., it is a collection of micro unit.
CPU is faster than that of main memory that’s why CPU has to wait for a long
period to obtain data records from main memory.
HARDWIRED CU MICROPROGRAMMED CU
IMPLEMENTED BY HARDWARE SOFTWARE
NON PROGRAMABLE PROGRAMABLE
NON FLEXIBLE FLEXIBLE
IMPLEMENTATION COMPLEX EASY
CHANGES ARE
DONE BY
CHANGING THE WIRING UPDATING MICROPROGRAM
IN CONTROL MEMORY
EXAMPLES 16 Bit microprocessor
Z8000
IBM 370, PDP-II, Intel 80 *
86
CONSTRUCTED
USING
DIGITAL CIRCUITS EXECUTING
MICROPROGRAMS
BOOTING:
An initial process that is started when the users first turn on the computer, by
this process the hardware components of the computer are started.
BOOTSTRAP LOADER:
it is a system program that starts the booting process when the user turns on
the computer. It loads the Kernel portion of O.S from the hard disk to main
memory.
REGISTER: Collection of set of flip-flops.
BIOS:
Basic Input Output System
It is a system program consisting of several i/o drivers, which are different i/o
programs to perform various i/o tasks/operations.
Main task- identify & initiate hardware components of a computer.
It is loaded on a semiconductor ROM chip called firm wire.
INSTRUCTION CYCLE:
FETECH INSTRUCTION
DECODE THE INSTRUCTION
UPDATE PC
BRANCH
??
FIELD OPERANDS
EXECUTE INSTRUCTIONS
STORE THE
RESULT
YES
NO
IEEE- International institude for Electrical & Electronics Engineering.
Formats- 2 types-
1. Single precision format
S E’ 1……..M
1 bit 8 bit 23bit
Sign bit (S): 0 FOR +VE
1 FOR –VE
E’ = E + 127
M Mantissa bit +- 1.M * 2^E
2. Double precion format
S E’ 1…….M
1 bit, 11 bit, 52bit
VON-NEWMAN BOTTLE NECK:
CPU has much higher speed than that of main memory. That is why CPU has to wait
for a long period of time to obtain data from main memory. This CPU speed
disparity is referred to as VON NEWMAN bottle neck.
This problem can be solved by 2 methods:
1. By using cache memory.
2. Using RISC computer
CLA :Carry Look ahead Adder
High speed adder which can add two no.s without waiting for the carrys from the
previous stages.
PRIMARY MEMORY SECONDARY MEMORY
Directly connected to the CPU. Not directly connected
Directly accessible to the CPU. Not directly
Speed higher
Storage capacity larger
Likely to be in active use
RAM ROM
Random Access Memory Read Only Memory
Read and write Read
Volatile, memory lost due to power cut
off.
Not volatile, memory permanent
Faster
Storage capacity smaller.
Used for storing program & data
temporally
Used for storing program & data
permanently.
SRAM DRAM
Static RAM Dynamic RAM
Expensive
Storage capacity high
More power consumption
Consist of internal flip flops that
stores the binary info., the stored
info. Remains valid till the power is ON
It stores the binary info. In the form
of electric charges that are applied to
the capacitors.
VIRTUAL MEMORY:
It is not actually memory, it gives the user an illusion.
It is actually a program or a technique where the larger size programs are divided
into blocks.
Each address referred by CPU is called as virtual or logical address & the address
in main memory is called physical address.
Advantages:
1. Efficient utilization of main memory.
2. Improved throughput & CPU ultilization.
MMU- Memory Management Unit
THROUGHPUT:
no. of programs executed per unit time.
PAGING:
Memory allocation method
Virtual address space is divided into some equal size blocks called frames.
Size of pages & frames are same (generally 4KB)
Virtual address space => page
Physical address space => frame
CISC RISC
Large no. of inst. Used (100-250) <100 inst
No. of addressing nodes used: 5-15 <=5
No .of general purpose registers used
:8-24
32-192
CPI (clock per inst) 2-15 1-2
Mostly microprogrammed CU is used Hardwire CU is used
INTERRUPT:
It is a mechanism by which a program’s flow of control can be altered or changed.
They are primarily provided as a way/procedure/method to improve the efficiency
of the computer. All computer provide a mechanism by which other modules ( i/o
devices, memory etc) can interrupt the normal processing of CPU.
Types:
1. Program interrupt
2. Timer interrupt
3. i/o interrupt
4. s/w interrupt
5. h/w interrupt
PROM- programmable ROM
EPROM- It cannot be reprogrammed.
EEPROM- electrical erasable ROM – chip contents are erased electrically bit by
bit basis.
FLASH MEMORY
It is a type of EEPROM based on single transistor.
It has greater density.
It requires single power supply (less power consumption)
It is found in portable devices (mobile phones, digital camera)
ROM
PROM
EPROM
EEPROM
MEMORY
MAIN AUXILLARY
(SECONDARY)
RAM
ROM
SRAM DRAM
PROM
EPROM
EEPROM
CPU REGISTER:
PC: Holds the address of the next inst to be executed.
IR: holds the inst code (OPERATION CODE) currently being executed.
SP: Holds the address of the top element of the memory stack.
MBR: holds the data item to be retrieved from the main memory.
MAR: holds the address of the data item to be retrieved from the main memory.
USER VISIBLE
REG.
CONTROL&
STATUS REG.
GENERAL PURPOSE
REGISTERS
DATA
REGISTERS
ADDRESS
REGISTERS
SEGMENT
POINTER(SP)
INDEX
REGISTER
STACK
POINTER(SP)
PROGRAMCOUNTER (PC)
INSTRUCTION REGISTER
(IR)
MEMORY ADDRESS
REGISTER (MAR)
MEMORY BUFFER REGISTER
(MBR)
Ad

More Related Content

What's hot (20)

instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle ppt
sheetal singh
 
Instruction cycle with interrupts
Instruction cycle with interruptsInstruction cycle with interrupts
Instruction cycle with interrupts
Shubham Jain
 
Memory organization in computer architecture
Memory organization in computer architectureMemory organization in computer architecture
Memory organization in computer architecture
Faisal Hussain
 
Pin diagram 8085
Pin diagram 8085 Pin diagram 8085
Pin diagram 8085
Siddhesh Palkar
 
Microprogrammed Control Unit
Microprogrammed Control UnitMicroprogrammed Control Unit
Microprogrammed Control Unit
PreethiSureshkumar1
 
Timing and control
Timing and controlTiming and control
Timing and control
chauhankapil
 
Cache replacement policies,cache miss,writingtechniques
Cache replacement policies,cache miss,writingtechniquesCache replacement policies,cache miss,writingtechniques
Cache replacement policies,cache miss,writingtechniques
SnehalataAgasti
 
Introduction to Operating System
Introduction to Operating SystemIntroduction to Operating System
Introduction to Operating System
Divya S
 
ARM7-ARCHITECTURE
ARM7-ARCHITECTURE ARM7-ARCHITECTURE
ARM7-ARCHITECTURE
Dr.YNM
 
Architecture of 8086 Microprocessor
Architecture of 8086 Microprocessor  Architecture of 8086 Microprocessor
Architecture of 8086 Microprocessor
Mustapha Fatty
 
Instruction Cycle in Computer Organization.pptx
Instruction Cycle in Computer Organization.pptxInstruction Cycle in Computer Organization.pptx
Instruction Cycle in Computer Organization.pptx
Yash346903
 
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I Core of Embedded Systems
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I   Core of Embedded SystemsSYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I   Core of Embedded Systems
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I Core of Embedded Systems
Arti Parab Academics
 
80486 microprocessor
80486 microprocessor80486 microprocessor
80486 microprocessor
Mihika Shah
 
Stacks & subroutines 1
Stacks & subroutines 1Stacks & subroutines 1
Stacks & subroutines 1
deval patel
 
Input output interface
Input output interfaceInput output interface
Input output interface
Christ University
 
Control Unit Design
Control Unit DesignControl Unit Design
Control Unit Design
Vinit Raut
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
Kumar
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
shweta-sharma99
 
8085 instruction set
8085 instruction set8085 instruction set
8085 instruction set
Velalar College of Engineering and Technology
 
INTERRUPT ROUTINES IN RTOS EN VIRONMENT HANDELING OF INTERRUPT SOURCE CALLS
INTERRUPT ROUTINES IN RTOS EN VIRONMENT HANDELING OF INTERRUPT SOURCE CALLSINTERRUPT ROUTINES IN RTOS EN VIRONMENT HANDELING OF INTERRUPT SOURCE CALLS
INTERRUPT ROUTINES IN RTOS EN VIRONMENT HANDELING OF INTERRUPT SOURCE CALLS
JOLLUSUDARSHANREDDY
 
instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle ppt
sheetal singh
 
Instruction cycle with interrupts
Instruction cycle with interruptsInstruction cycle with interrupts
Instruction cycle with interrupts
Shubham Jain
 
Memory organization in computer architecture
Memory organization in computer architectureMemory organization in computer architecture
Memory organization in computer architecture
Faisal Hussain
 
Timing and control
Timing and controlTiming and control
Timing and control
chauhankapil
 
Cache replacement policies,cache miss,writingtechniques
Cache replacement policies,cache miss,writingtechniquesCache replacement policies,cache miss,writingtechniques
Cache replacement policies,cache miss,writingtechniques
SnehalataAgasti
 
Introduction to Operating System
Introduction to Operating SystemIntroduction to Operating System
Introduction to Operating System
Divya S
 
ARM7-ARCHITECTURE
ARM7-ARCHITECTURE ARM7-ARCHITECTURE
ARM7-ARCHITECTURE
Dr.YNM
 
Architecture of 8086 Microprocessor
Architecture of 8086 Microprocessor  Architecture of 8086 Microprocessor
Architecture of 8086 Microprocessor
Mustapha Fatty
 
Instruction Cycle in Computer Organization.pptx
Instruction Cycle in Computer Organization.pptxInstruction Cycle in Computer Organization.pptx
Instruction Cycle in Computer Organization.pptx
Yash346903
 
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I Core of Embedded Systems
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I   Core of Embedded SystemsSYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I   Core of Embedded Systems
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I Core of Embedded Systems
Arti Parab Academics
 
80486 microprocessor
80486 microprocessor80486 microprocessor
80486 microprocessor
Mihika Shah
 
Stacks & subroutines 1
Stacks & subroutines 1Stacks & subroutines 1
Stacks & subroutines 1
deval patel
 
Control Unit Design
Control Unit DesignControl Unit Design
Control Unit Design
Vinit Raut
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
Kumar
 
INTERRUPT ROUTINES IN RTOS EN VIRONMENT HANDELING OF INTERRUPT SOURCE CALLS
INTERRUPT ROUTINES IN RTOS EN VIRONMENT HANDELING OF INTERRUPT SOURCE CALLSINTERRUPT ROUTINES IN RTOS EN VIRONMENT HANDELING OF INTERRUPT SOURCE CALLS
INTERRUPT ROUTINES IN RTOS EN VIRONMENT HANDELING OF INTERRUPT SOURCE CALLS
JOLLUSUDARSHANREDDY
 

Similar to computer organization and architecture notes (20)

Unit 6
Unit 6Unit 6
Unit 6
pm_ghate
 
What is operating system
What is operating systemWhat is operating system
What is operating system
Suvithak
 
FANDAMENTAL OF COMPUTER SCIENCE FOR ENGINEERING.pptx
FANDAMENTAL OF COMPUTER SCIENCE FOR ENGINEERING.pptxFANDAMENTAL OF COMPUTER SCIENCE FOR ENGINEERING.pptx
FANDAMENTAL OF COMPUTER SCIENCE FOR ENGINEERING.pptx
PannaBushratul
 
Unit 1 - Basic Computer Engineering - www.rgpvnotes.in (1).pdf
Unit 1 - Basic Computer Engineering - www.rgpvnotes.in (1).pdfUnit 1 - Basic Computer Engineering - www.rgpvnotes.in (1).pdf
Unit 1 - Basic Computer Engineering - www.rgpvnotes.in (1).pdf
PreetiKushwah6
 
CPU and memory
CPU and memoryCPU and memory
CPU and memory
Wajiha Muhammad Ismail
 
COMPUTER ORGANIZATION for beginner and a
COMPUTER ORGANIZATION for beginner and aCOMPUTER ORGANIZATION for beginner and a
COMPUTER ORGANIZATION for beginner and a
souviksaha568212
 
Computer basics and i.o devices
Computer basics and i.o devicesComputer basics and i.o devices
Computer basics and i.o devices
kitturashmikittu
 
Basic Organisation and fundamental Of Computer.pptx
Basic Organisation and fundamental Of Computer.pptxBasic Organisation and fundamental Of Computer.pptx
Basic Organisation and fundamental Of Computer.pptx
hasanbashar400
 
1.CPU INSTRUCTION AND EXECUTION CYCLEThe primary function of the .pdf
1.CPU INSTRUCTION AND EXECUTION CYCLEThe primary function of the .pdf1.CPU INSTRUCTION AND EXECUTION CYCLEThe primary function of the .pdf
1.CPU INSTRUCTION AND EXECUTION CYCLEThe primary function of the .pdf
aniyathikitchen
 
Multimedia Technology
Multimedia TechnologyMultimedia Technology
Multimedia Technology
mandalina landy
 
COMPUTER BASIC AND FUNDAMENTAL AND ITS ORGANISATION.pptx
COMPUTER BASIC AND FUNDAMENTAL AND ITS ORGANISATION.pptxCOMPUTER BASIC AND FUNDAMENTAL AND ITS ORGANISATION.pptx
COMPUTER BASIC AND FUNDAMENTAL AND ITS ORGANISATION.pptx
PannaBushratul
 
Computer organization research, everything that u want (2020)
Computer organization research, everything that u want (2020)Computer organization research, everything that u want (2020)
Computer organization research, everything that u want (2020)
Ahmed Magdy
 
CPU ARCHITECTURE and COMPUTER PROGRAMS G
CPU ARCHITECTURE and COMPUTER PROGRAMS GCPU ARCHITECTURE and COMPUTER PROGRAMS G
CPU ARCHITECTURE and COMPUTER PROGRAMS G
akudzweisheguri
 
Ch 01 os8e
Ch 01  os8eCh 01  os8e
Ch 01 os8e
Syed Faisal
 
Computer science class 11th, kseeb notes
Computer science class 11th, kseeb notesComputer science class 11th, kseeb notes
Computer science class 11th, kseeb notes
harshithharshith7048
 
Multilevel arch & str org.& mips, 8086, memory
Multilevel arch & str org.& mips, 8086, memoryMultilevel arch & str org.& mips, 8086, memory
Multilevel arch & str org.& mips, 8086, memory
Mahesh Kumar Attri
 
11. Computer Systems Hardware 1
11. Computer Systems   Hardware 111. Computer Systems   Hardware 1
11. Computer Systems Hardware 1
New Era University
 
Chapter 3 Assembly level machine organization Assembly level machine organiza...
Chapter 3 Assembly level machine organization Assembly level machine organiza...Chapter 3 Assembly level machine organization Assembly level machine organiza...
Chapter 3 Assembly level machine organization Assembly level machine organiza...
shumawakjira26
 
os mod1 notes
 os mod1 notes os mod1 notes
os mod1 notes
SRINIVASUNIVERSITYEN
 
Chapter 1 CSC118
Chapter 1 CSC118 Chapter 1 CSC118
Chapter 1 CSC118
Luqman al-Hakim
 
What is operating system
What is operating systemWhat is operating system
What is operating system
Suvithak
 
FANDAMENTAL OF COMPUTER SCIENCE FOR ENGINEERING.pptx
FANDAMENTAL OF COMPUTER SCIENCE FOR ENGINEERING.pptxFANDAMENTAL OF COMPUTER SCIENCE FOR ENGINEERING.pptx
FANDAMENTAL OF COMPUTER SCIENCE FOR ENGINEERING.pptx
PannaBushratul
 
Unit 1 - Basic Computer Engineering - www.rgpvnotes.in (1).pdf
Unit 1 - Basic Computer Engineering - www.rgpvnotes.in (1).pdfUnit 1 - Basic Computer Engineering - www.rgpvnotes.in (1).pdf
Unit 1 - Basic Computer Engineering - www.rgpvnotes.in (1).pdf
PreetiKushwah6
 
COMPUTER ORGANIZATION for beginner and a
COMPUTER ORGANIZATION for beginner and aCOMPUTER ORGANIZATION for beginner and a
COMPUTER ORGANIZATION for beginner and a
souviksaha568212
 
Computer basics and i.o devices
Computer basics and i.o devicesComputer basics and i.o devices
Computer basics and i.o devices
kitturashmikittu
 
Basic Organisation and fundamental Of Computer.pptx
Basic Organisation and fundamental Of Computer.pptxBasic Organisation and fundamental Of Computer.pptx
Basic Organisation and fundamental Of Computer.pptx
hasanbashar400
 
1.CPU INSTRUCTION AND EXECUTION CYCLEThe primary function of the .pdf
1.CPU INSTRUCTION AND EXECUTION CYCLEThe primary function of the .pdf1.CPU INSTRUCTION AND EXECUTION CYCLEThe primary function of the .pdf
1.CPU INSTRUCTION AND EXECUTION CYCLEThe primary function of the .pdf
aniyathikitchen
 
COMPUTER BASIC AND FUNDAMENTAL AND ITS ORGANISATION.pptx
COMPUTER BASIC AND FUNDAMENTAL AND ITS ORGANISATION.pptxCOMPUTER BASIC AND FUNDAMENTAL AND ITS ORGANISATION.pptx
COMPUTER BASIC AND FUNDAMENTAL AND ITS ORGANISATION.pptx
PannaBushratul
 
Computer organization research, everything that u want (2020)
Computer organization research, everything that u want (2020)Computer organization research, everything that u want (2020)
Computer organization research, everything that u want (2020)
Ahmed Magdy
 
CPU ARCHITECTURE and COMPUTER PROGRAMS G
CPU ARCHITECTURE and COMPUTER PROGRAMS GCPU ARCHITECTURE and COMPUTER PROGRAMS G
CPU ARCHITECTURE and COMPUTER PROGRAMS G
akudzweisheguri
 
Computer science class 11th, kseeb notes
Computer science class 11th, kseeb notesComputer science class 11th, kseeb notes
Computer science class 11th, kseeb notes
harshithharshith7048
 
Multilevel arch & str org.& mips, 8086, memory
Multilevel arch & str org.& mips, 8086, memoryMultilevel arch & str org.& mips, 8086, memory
Multilevel arch & str org.& mips, 8086, memory
Mahesh Kumar Attri
 
11. Computer Systems Hardware 1
11. Computer Systems   Hardware 111. Computer Systems   Hardware 1
11. Computer Systems Hardware 1
New Era University
 
Chapter 3 Assembly level machine organization Assembly level machine organiza...
Chapter 3 Assembly level machine organization Assembly level machine organiza...Chapter 3 Assembly level machine organization Assembly level machine organiza...
Chapter 3 Assembly level machine organization Assembly level machine organiza...
shumawakjira26
 
Ad

More from Upasana Talukdar (20)

Large group intervention at airbus
Large group intervention at airbusLarge group intervention at airbus
Large group intervention at airbus
Upasana Talukdar
 
Shine life insurance
Shine life insuranceShine life insurance
Shine life insurance
Upasana Talukdar
 
Ohio department of taxation case study
Ohio department of taxation case studyOhio department of taxation case study
Ohio department of taxation case study
Upasana Talukdar
 
Oprah winfrey-charismatic leader
Oprah winfrey-charismatic leaderOprah winfrey-charismatic leader
Oprah winfrey-charismatic leader
Upasana Talukdar
 
Reliance vs big bazaar
Reliance vs big bazaarReliance vs big bazaar
Reliance vs big bazaar
Upasana Talukdar
 
Case analysis of wal mart
Case analysis of wal martCase analysis of wal mart
Case analysis of wal mart
Upasana Talukdar
 
Key Account Management
Key Account ManagementKey Account Management
Key Account Management
Upasana Talukdar
 
contract act
contract actcontract act
contract act
Upasana Talukdar
 
Emma
Emma Emma
Emma
Upasana Talukdar
 
Real estate market
Real estate market Real estate market
Real estate market
Upasana Talukdar
 
interviews
interviewsinterviews
interviews
Upasana Talukdar
 
How to use movie maker
How to use movie maker How to use movie maker
How to use movie maker
Upasana Talukdar
 
Html tags list
Html tags listHtml tags list
Html tags list
Upasana Talukdar
 
Crytocurrency and bitcoins
Crytocurrency and bitcoinsCrytocurrency and bitcoins
Crytocurrency and bitcoins
Upasana Talukdar
 
FISCAL POLICY
FISCAL POLICYFISCAL POLICY
FISCAL POLICY
Upasana Talukdar
 
Ben and jerry's CASE STUDY ORGANIZATIONAL DESIGN
Ben and jerry's CASE STUDY ORGANIZATIONAL DESIGNBen and jerry's CASE STUDY ORGANIZATIONAL DESIGN
Ben and jerry's CASE STUDY ORGANIZATIONAL DESIGN
Upasana Talukdar
 
Dbms notes
Dbms notesDbms notes
Dbms notes
Upasana Talukdar
 
Data structures notes
Data structures notesData structures notes
Data structures notes
Upasana Talukdar
 
Java notes
Java notesJava notes
Java notes
Upasana Talukdar
 
Mba in India 101
Mba in India 101Mba in India 101
Mba in India 101
Upasana Talukdar
 
Ad

Recently uploaded (20)

hypermedia_system_revisit_roy_fielding .
hypermedia_system_revisit_roy_fielding .hypermedia_system_revisit_roy_fielding .
hypermedia_system_revisit_roy_fielding .
NABLAS株式会社
 
Prediction of Flexural Strength of Concrete Produced by Using Pozzolanic Mate...
Prediction of Flexural Strength of Concrete Produced by Using Pozzolanic Mate...Prediction of Flexural Strength of Concrete Produced by Using Pozzolanic Mate...
Prediction of Flexural Strength of Concrete Produced by Using Pozzolanic Mate...
Journal of Soft Computing in Civil Engineering
 
Efficient Algorithms for Isogeny Computation on Hyperelliptic Curves: Their A...
Efficient Algorithms for Isogeny Computation on Hyperelliptic Curves: Their A...Efficient Algorithms for Isogeny Computation on Hyperelliptic Curves: Their A...
Efficient Algorithms for Isogeny Computation on Hyperelliptic Curves: Their A...
IJCNCJournal
 
Applications of Centroid in Structural Engineering
Applications of Centroid in Structural EngineeringApplications of Centroid in Structural Engineering
Applications of Centroid in Structural Engineering
suvrojyotihalder2006
 
Frontend Architecture Diagram/Guide For Frontend Engineers
Frontend Architecture Diagram/Guide For Frontend EngineersFrontend Architecture Diagram/Guide For Frontend Engineers
Frontend Architecture Diagram/Guide For Frontend Engineers
Michael Hertzberg
 
Mode-Wise Corridor Level Travel-Time Estimation Using Machine Learning Models
Mode-Wise Corridor Level Travel-Time Estimation Using Machine Learning ModelsMode-Wise Corridor Level Travel-Time Estimation Using Machine Learning Models
Mode-Wise Corridor Level Travel-Time Estimation Using Machine Learning Models
Journal of Soft Computing in Civil Engineering
 
Understanding Structural Loads and Load Paths
Understanding Structural Loads and Load PathsUnderstanding Structural Loads and Load Paths
Understanding Structural Loads and Load Paths
University of Kirkuk
 
Computer Security Fundamentals Chapter 1
Computer Security Fundamentals Chapter 1Computer Security Fundamentals Chapter 1
Computer Security Fundamentals Chapter 1
remoteaimms
 
Modelling of Concrete Compressive Strength Admixed with GGBFS Using Gene Expr...
Modelling of Concrete Compressive Strength Admixed with GGBFS Using Gene Expr...Modelling of Concrete Compressive Strength Admixed with GGBFS Using Gene Expr...
Modelling of Concrete Compressive Strength Admixed with GGBFS Using Gene Expr...
Journal of Soft Computing in Civil Engineering
 
Jacob Murphy Australia - Excels In Optimizing Software Applications
Jacob Murphy Australia - Excels In Optimizing Software ApplicationsJacob Murphy Australia - Excels In Optimizing Software Applications
Jacob Murphy Australia - Excels In Optimizing Software Applications
Jacob Murphy Australia
 
introduction technology technology tec.pptx
introduction technology technology tec.pptxintroduction technology technology tec.pptx
introduction technology technology tec.pptx
Iftikhar70
 
Interfacing PMW3901 Optical Flow Sensor with ESP32
Interfacing PMW3901 Optical Flow Sensor with ESP32Interfacing PMW3901 Optical Flow Sensor with ESP32
Interfacing PMW3901 Optical Flow Sensor with ESP32
CircuitDigest
 
Slide share PPT of NOx control technologies.pptx
Slide share PPT of  NOx control technologies.pptxSlide share PPT of  NOx control technologies.pptx
Slide share PPT of NOx control technologies.pptx
vvsasane
 
Design of Variable Depth Single-Span Post.pdf
Design of Variable Depth Single-Span Post.pdfDesign of Variable Depth Single-Span Post.pdf
Design of Variable Depth Single-Span Post.pdf
Kamel Farid
 
SICPA: Fabien Keller - background introduction
SICPA: Fabien Keller - background introductionSICPA: Fabien Keller - background introduction
SICPA: Fabien Keller - background introduction
fabienklr
 
A Survey of Personalized Large Language Models.pptx
A Survey of Personalized Large Language Models.pptxA Survey of Personalized Large Language Models.pptx
A Survey of Personalized Large Language Models.pptx
rutujabhaskarraopati
 
Lecture - 7 Canals of the topic of the civil engineering
Lecture - 7  Canals of the topic of the civil engineeringLecture - 7  Canals of the topic of the civil engineering
Lecture - 7 Canals of the topic of the civil engineering
MJawadkhan1
 
Novel Plug Flow Reactor with Recycle For Growth Control
Novel Plug Flow Reactor with Recycle For Growth ControlNovel Plug Flow Reactor with Recycle For Growth Control
Novel Plug Flow Reactor with Recycle For Growth Control
Chris Harding
 
Dynamics of Structures with Uncertain Properties.pptx
Dynamics of Structures with Uncertain Properties.pptxDynamics of Structures with Uncertain Properties.pptx
Dynamics of Structures with Uncertain Properties.pptx
University of Glasgow
 
最新版加拿大魁北克大学蒙特利尔分校毕业证(UQAM毕业证书)原版定制
最新版加拿大魁北克大学蒙特利尔分校毕业证(UQAM毕业证书)原版定制最新版加拿大魁北克大学蒙特利尔分校毕业证(UQAM毕业证书)原版定制
最新版加拿大魁北克大学蒙特利尔分校毕业证(UQAM毕业证书)原版定制
Taqyea
 
hypermedia_system_revisit_roy_fielding .
hypermedia_system_revisit_roy_fielding .hypermedia_system_revisit_roy_fielding .
hypermedia_system_revisit_roy_fielding .
NABLAS株式会社
 
Efficient Algorithms for Isogeny Computation on Hyperelliptic Curves: Their A...
Efficient Algorithms for Isogeny Computation on Hyperelliptic Curves: Their A...Efficient Algorithms for Isogeny Computation on Hyperelliptic Curves: Their A...
Efficient Algorithms for Isogeny Computation on Hyperelliptic Curves: Their A...
IJCNCJournal
 
Applications of Centroid in Structural Engineering
Applications of Centroid in Structural EngineeringApplications of Centroid in Structural Engineering
Applications of Centroid in Structural Engineering
suvrojyotihalder2006
 
Frontend Architecture Diagram/Guide For Frontend Engineers
Frontend Architecture Diagram/Guide For Frontend EngineersFrontend Architecture Diagram/Guide For Frontend Engineers
Frontend Architecture Diagram/Guide For Frontend Engineers
Michael Hertzberg
 
Understanding Structural Loads and Load Paths
Understanding Structural Loads and Load PathsUnderstanding Structural Loads and Load Paths
Understanding Structural Loads and Load Paths
University of Kirkuk
 
Computer Security Fundamentals Chapter 1
Computer Security Fundamentals Chapter 1Computer Security Fundamentals Chapter 1
Computer Security Fundamentals Chapter 1
remoteaimms
 
Jacob Murphy Australia - Excels In Optimizing Software Applications
Jacob Murphy Australia - Excels In Optimizing Software ApplicationsJacob Murphy Australia - Excels In Optimizing Software Applications
Jacob Murphy Australia - Excels In Optimizing Software Applications
Jacob Murphy Australia
 
introduction technology technology tec.pptx
introduction technology technology tec.pptxintroduction technology technology tec.pptx
introduction technology technology tec.pptx
Iftikhar70
 
Interfacing PMW3901 Optical Flow Sensor with ESP32
Interfacing PMW3901 Optical Flow Sensor with ESP32Interfacing PMW3901 Optical Flow Sensor with ESP32
Interfacing PMW3901 Optical Flow Sensor with ESP32
CircuitDigest
 
Slide share PPT of NOx control technologies.pptx
Slide share PPT of  NOx control technologies.pptxSlide share PPT of  NOx control technologies.pptx
Slide share PPT of NOx control technologies.pptx
vvsasane
 
Design of Variable Depth Single-Span Post.pdf
Design of Variable Depth Single-Span Post.pdfDesign of Variable Depth Single-Span Post.pdf
Design of Variable Depth Single-Span Post.pdf
Kamel Farid
 
SICPA: Fabien Keller - background introduction
SICPA: Fabien Keller - background introductionSICPA: Fabien Keller - background introduction
SICPA: Fabien Keller - background introduction
fabienklr
 
A Survey of Personalized Large Language Models.pptx
A Survey of Personalized Large Language Models.pptxA Survey of Personalized Large Language Models.pptx
A Survey of Personalized Large Language Models.pptx
rutujabhaskarraopati
 
Lecture - 7 Canals of the topic of the civil engineering
Lecture - 7  Canals of the topic of the civil engineeringLecture - 7  Canals of the topic of the civil engineering
Lecture - 7 Canals of the topic of the civil engineering
MJawadkhan1
 
Novel Plug Flow Reactor with Recycle For Growth Control
Novel Plug Flow Reactor with Recycle For Growth ControlNovel Plug Flow Reactor with Recycle For Growth Control
Novel Plug Flow Reactor with Recycle For Growth Control
Chris Harding
 
Dynamics of Structures with Uncertain Properties.pptx
Dynamics of Structures with Uncertain Properties.pptxDynamics of Structures with Uncertain Properties.pptx
Dynamics of Structures with Uncertain Properties.pptx
University of Glasgow
 
最新版加拿大魁北克大学蒙特利尔分校毕业证(UQAM毕业证书)原版定制
最新版加拿大魁北克大学蒙特利尔分校毕业证(UQAM毕业证书)原版定制最新版加拿大魁北克大学蒙特利尔分校毕业证(UQAM毕业证书)原版定制
最新版加拿大魁北克大学蒙特利尔分校毕业证(UQAM毕业证书)原版定制
Taqyea
 

computer organization and architecture notes

  • 1. COMPUTER ORGANIZATION & ARCHITECTURE C.O: It is a physical interconnection along several hardware components of a computer. It deals with the functions of different peripherals of the computer. OPERATION: It is a set of rules. It has 3 parts: 1. Operands 2. Operators 3. Transformation rules Software: set of programs Programs: set of instructions Instructions: set of operations Operations: set of rules Functions of CPU/Processor: 1. Fetch inst. 2. Interpret inst. 3. Fetch data 4. Process data 5. Write data B.U.S: It is a communication pathway connecting two or more hardware devices. 1. Address bus: carries the address info. Of data or inst.(specifies the address or memory location of data) 2. Data bus: carries data or inst. (storing or loading or movement of data) 3. control bus: used to send signals to various devices. Stored program: program + data stored in same memory location. CACHE MEMORY: high speed memory used in-between CPU & main memory to increase the speed of processing by making current programs & data available to the CPU at a rapid rate
  • 2. Control unit stores info., it is a collection of micro unit. CPU is faster than that of main memory that’s why CPU has to wait for a long period to obtain data records from main memory. HARDWIRED CU MICROPROGRAMMED CU IMPLEMENTED BY HARDWARE SOFTWARE NON PROGRAMABLE PROGRAMABLE NON FLEXIBLE FLEXIBLE IMPLEMENTATION COMPLEX EASY CHANGES ARE DONE BY CHANGING THE WIRING UPDATING MICROPROGRAM IN CONTROL MEMORY EXAMPLES 16 Bit microprocessor Z8000 IBM 370, PDP-II, Intel 80 * 86 CONSTRUCTED USING DIGITAL CIRCUITS EXECUTING MICROPROGRAMS BOOTING: An initial process that is started when the users first turn on the computer, by this process the hardware components of the computer are started. BOOTSTRAP LOADER: it is a system program that starts the booting process when the user turns on the computer. It loads the Kernel portion of O.S from the hard disk to main memory. REGISTER: Collection of set of flip-flops. BIOS: Basic Input Output System It is a system program consisting of several i/o drivers, which are different i/o programs to perform various i/o tasks/operations. Main task- identify & initiate hardware components of a computer. It is loaded on a semiconductor ROM chip called firm wire.
  • 3. INSTRUCTION CYCLE: FETECH INSTRUCTION DECODE THE INSTRUCTION UPDATE PC BRANCH ?? FIELD OPERANDS EXECUTE INSTRUCTIONS STORE THE RESULT YES NO
  • 4. IEEE- International institude for Electrical & Electronics Engineering. Formats- 2 types- 1. Single precision format S E’ 1……..M 1 bit 8 bit 23bit Sign bit (S): 0 FOR +VE 1 FOR –VE E’ = E + 127 M Mantissa bit +- 1.M * 2^E 2. Double precion format S E’ 1…….M 1 bit, 11 bit, 52bit VON-NEWMAN BOTTLE NECK: CPU has much higher speed than that of main memory. That is why CPU has to wait for a long period of time to obtain data from main memory. This CPU speed disparity is referred to as VON NEWMAN bottle neck. This problem can be solved by 2 methods: 1. By using cache memory. 2. Using RISC computer CLA :Carry Look ahead Adder High speed adder which can add two no.s without waiting for the carrys from the previous stages. PRIMARY MEMORY SECONDARY MEMORY Directly connected to the CPU. Not directly connected Directly accessible to the CPU. Not directly Speed higher Storage capacity larger Likely to be in active use
  • 5. RAM ROM Random Access Memory Read Only Memory Read and write Read Volatile, memory lost due to power cut off. Not volatile, memory permanent Faster Storage capacity smaller. Used for storing program & data temporally Used for storing program & data permanently. SRAM DRAM Static RAM Dynamic RAM Expensive Storage capacity high More power consumption Consist of internal flip flops that stores the binary info., the stored info. Remains valid till the power is ON It stores the binary info. In the form of electric charges that are applied to the capacitors. VIRTUAL MEMORY: It is not actually memory, it gives the user an illusion. It is actually a program or a technique where the larger size programs are divided into blocks. Each address referred by CPU is called as virtual or logical address & the address in main memory is called physical address. Advantages: 1. Efficient utilization of main memory. 2. Improved throughput & CPU ultilization.
  • 6. MMU- Memory Management Unit THROUGHPUT: no. of programs executed per unit time. PAGING: Memory allocation method Virtual address space is divided into some equal size blocks called frames. Size of pages & frames are same (generally 4KB) Virtual address space => page Physical address space => frame CISC RISC Large no. of inst. Used (100-250) <100 inst No. of addressing nodes used: 5-15 <=5 No .of general purpose registers used :8-24 32-192 CPI (clock per inst) 2-15 1-2 Mostly microprogrammed CU is used Hardwire CU is used INTERRUPT: It is a mechanism by which a program’s flow of control can be altered or changed. They are primarily provided as a way/procedure/method to improve the efficiency of the computer. All computer provide a mechanism by which other modules ( i/o devices, memory etc) can interrupt the normal processing of CPU. Types: 1. Program interrupt 2. Timer interrupt 3. i/o interrupt 4. s/w interrupt 5. h/w interrupt
  • 7. PROM- programmable ROM EPROM- It cannot be reprogrammed. EEPROM- electrical erasable ROM – chip contents are erased electrically bit by bit basis. FLASH MEMORY It is a type of EEPROM based on single transistor. It has greater density. It requires single power supply (less power consumption) It is found in portable devices (mobile phones, digital camera) ROM PROM EPROM EEPROM MEMORY MAIN AUXILLARY (SECONDARY) RAM ROM SRAM DRAM PROM EPROM EEPROM
  • 8. CPU REGISTER: PC: Holds the address of the next inst to be executed. IR: holds the inst code (OPERATION CODE) currently being executed. SP: Holds the address of the top element of the memory stack. MBR: holds the data item to be retrieved from the main memory. MAR: holds the address of the data item to be retrieved from the main memory. USER VISIBLE REG. CONTROL& STATUS REG. GENERAL PURPOSE REGISTERS DATA REGISTERS ADDRESS REGISTERS SEGMENT POINTER(SP) INDEX REGISTER STACK POINTER(SP) PROGRAMCOUNTER (PC) INSTRUCTION REGISTER (IR) MEMORY ADDRESS REGISTER (MAR) MEMORY BUFFER REGISTER (MBR)
  翻译: