A New Direction for Computer Architecture Research

IDL - International Digital Library Of
Technology & Research
Volume 1, Issue 6, June 2017 Available at: www.dbpublications.org
International e-Journal For Technology And Research-2017
IDL - International Digital Library 1 | P a g e Copyright@IDL-2017
A New Direction for Computer Architecture
Research
Ashok R S
VISITING GUEST FACULTY
DEPT.OF COMPUTER SCIENCE
DR B R AMBEDKER P G CENTER
UNIVERSITY OF MYSURU
CHAMARAJANAGARA-571313
KARNATAKA,INDIA
Abstract: This paper we suggest a different
computing environment as a worthy new direction for
computer architecture research: personal mobile
computing, where portable devices are used for visual
computing and personal communications tasks. Such a
device supports in an integrated fashion all the
functions provided to-day by a portable computer, a
cellular phone, a digital camera and a video game. The
requirements placed on the processor in this
environment are energy efficiency, high performance
for multimedia and DSP functions, and area efficient,
scalable designs. We examine the architectures that
were recently pro-posed for billion transistor
microprocessors. While they are very promising for
the stationary desktop and server workloads, we
discover that most of them are un-able to meet the
challenges of the new environment and provide the
necessary enhancements for multimedia applications
running on portable devices.
Keywords: Journalism, professional identity, social
media, Twitter, verification
1. INTRODUCTION
Advances in integrated circuits technology will soon
provide the capability to integrate one billion
transistors in a single chip [1]. This exciting
opportunity presents computer architects and designers
with the challenging problem of proposing
microprocessor organizations able to utilize this huge
transistor budget efficiently and meet the requirements
of future applications. To ad-dress this challenge a
special issue on “Billion Transistor Architectures” [2]
in September 1997. The first three articles of the is-sue
discussed problems and trends that will affect future
processor design, while seven articles from academic
research groups proposed microprocessor architectures
and implementations for billion transistor chips. These
proposals covered a wide architecture space, ranging
from out-of-order designs to reconfigurable systems.
In addition to the academic proposals, Intel and
Hewlett-Packard presented the basic characteristics of
their next generation IA-64 architecture [3], which is
expected to dominate the high-performance processor
market within a few years.
It is no surprise that the focus of these proposals is the
computing domain that has shaped processor
architecture for the past decade: the uniprocessor
desktop running technical and scientific applications,
and the multiprocessor server used for transaction
processing and file-system workloads. We start with a
review of these proposals and a qualitative evaluation
of them for the concerns of this classic computing
environment.

In the second part of the paper we introduce a new
computing domain that we expect to play a significant
role in driving technology in the next millennium:
personal mobile computing. In this paradigm, the basic
personal computing and communication devices will
be portable and battery operated, will support
multimedia functions like speech recognition and
video, and will be sporadically interconnected through
Table 1: The billion transistor microprocessors and the
number of transistors used for memory cells for each
one1
.
We assume a billion transistor implementation for the
Trace and IA-64 architecture a wireless infrastructure.
A different set of requirements for the micro-
processor, like real-time response, DSP support and
energy efficiency, arise in such an environment. We
examine the proposed organizations with respect to
this environment and discover that limited support for
its requirements is present in most of them. Finally
we present Vector IRAM, a first effort for a
microprocessor architecture and design that matches
the requirements of the new environment. Vector
IRAM combines a vector processing architecture with
merged logic-DRAM technology in order to provide a
scalable, cost efficient design for portable multimedia
devices.
This paper reflects the opinion and expectations of its
authors. We believe that in order to design successful
processor architectures for the future, we first need to
explore the future applications of computing and then
try to match their requirements in a scalable, cost-
efficient way. The goal of this paper is to point out the
potential change in applications and motivate
architecture research in this direction.
2. OVERVIEW OF THE
BILLION TRANSISTOR
PROCESSORS
Table 1 summarizes the basic features of the billion
transistor implementations for the proposed
architectures as presented in the corresponding
references.
The first two architectures (Advanced Superscalar and
Super speculative Architecture) have very similar
characteristics. The basic idea is a wide superscalar
organization with multiple execution units or functional
cores, that uses multi-level caching and aggressive pre-
diction of data, control and even sequences of
instructions (traces) to utilize all the available
instruction level parallelism (ILP). Due their similarity,
we group them together and call them “Wide
Superscalar” processors in the rest of this paper.
The Trace processor consists of multiple superscalar
processing cores, each one executing a trace issued by a
shared instruction issue unit. It also employs trace and
data prediction and shared caches.
The Simultaneous Multithreaded (SMT) processor uses
multithreading at the granularity of issue slot to
maximize the utilization of a wide-issue out-of-order
superscalar processor at the cost of additional
complexity in the issue and control logic.
The Chip Multiprocessor (CMP) uses the transistor
budget by placing a symmetric multiprocessor on a
single die. There will be eight uniprocessors on the chip,
all similar to current out-of-order processors, which will
have separate first level caches but will share a large
second level cache and the main memory inter-face.
The IA-64 can be considered as the commercial rein-

carnation of the VLIW architecture, renamed
“Explicitly Parallel Instruction Computer”. Its major
innovations announced so far are support for bundling
multiple long instructions and the instruction
dependence in-formation attached to each one of them,
which attack the problem of scaling and code density of
older VLIW machines. It also includes hardware checks
for hazards and interlocks so that binary compatibility
can be maintained across generations of chips. Finally,
it supports predicated execution through general-
purpose predication registers to reduce control hazards.
The RAW machine is probably the most revolutionary
architecture proposed, supporting the case of re-
configurable logic for general-purpose computing. The
processor consists of 128 tiles, each with a process-ing
core, small first level caches backed by a larger amount
of dynamic memory (128 KBytes) used as main
memory, and a reconfigurable functional unit. The tiles
are interconnected with a reconfigurable network in an
matrix fashion. The emphasis is placed on the soft-ware
infrastructure, compiler and dynamic-event sup-port,
which handles the partitioning and mapping of
programs on the tiles, as well as the configuration se-
lection, data routing and scheduling.
Table 1 also reports the number of transistors used for
caches and main memory in each billion transistor
processors. This varies from almost half the budget to
90% of it. It is interesting to notice that all but one do
not use that budget as part of the main system memory:
50% to 90% of their transistor budget is spent to build
caches in order to tolerate the high latency and low
bandwidth problem of external memory.
In other words, the conventional vision of computers of
the future is to spend most of the billion transistor
budget on redundant, local copies of data normally
found elsewhere in the system. Is such redundancy re-
ally our best idea for the use of 500,000,000 transistors2
for applications of the future?
3. THE DESKTOP/SERVER
COMPUTING DOMAIN
Current processors and computer systems are being
optimized for the desktop and server domain, with
SPEC‟95 and TPC-C/D being the most popular bench-
marks. This computing domain will likely be
significant when the billion transistor chips will be
available and similar benchmark suites will be in use.
We play-fully call them “SPEC‟04” for
technical/scientific applications and “TPC-F” for on-
line transaction processing (OLTP) workloads.
Table 2 presents our prediction of the performance of
these processors for this domain using a grading sys-
tem of ”+” for strength, ” ” for neutrality, and ”-” for
weakness.
For the desktop environment, the Wide Superscalar,
Trace and Simultaneous Multithreading processors are
expected to deliver the highest performance on integer
SPEC‟04, since out-of-order and advanced prediction
techniques can utilize most of the available ILP of a
single sequential program. IA-64 will perform slightly
worse because VLIW compilers are not mature
enough to outperform the most advanced hardware
ILP techniques, which exploit run-time information.
CMP and RAW will have inferior performance since
desktop applications have not been shown to be highly
parallelizable. CMP will still benefit from the out-of-
order features of its cores. For floating point
applications on the other hand, parallelism and high
memory bandwidth are more important than out-of-
order execution, hence SMT and CMP will have some
additional advantage.
For the server domain, CMP and SMT will pro-vide
the best performance, due to their ability to utilize
coarse-grain parallelism even with a single chip. Wide
Superscalar, Trace processor or IA-64 systems will

per-form worse, since current evidence is that out-of-
order execution provides little benefit to database-like
applications [11]. With the RAW architecture it is
difficult to predict any potential success of its software
to map the parallelism of databases on reconfigurable
logic and software controlled caches.
For any new architecture to be widely accepted, it has
to be able to run a significant body of software [10].
Thus, the effort needed to port existing software or
develop new software is very important. The Wide
Super-scalar and Trace processors have the edge, since
they can run existing executable. The same holds for
SMT and CMP but, in this case, high performance can
be de livered if the applications are written in a
multithreaded or parallel fashion. As the past decade
has taught us, parallel programming for high
performance is neither easy nor automated. For IA-64
a significant amount of work is required to enhance
VLIW compilers. The RAW machine relies on the
most challenging software development. Apart from
the requirements of sophisticated routing, mapping
and run-time scheduling tools, there is a need for
development of compilers or libraries to make such an
design usable.
Table 2: The evaluation of the billion transistor
processors for the desktop/server domain. Wide
Superscalar processors includes the Advanced
Superscalar and Super speculative processors
A last issue is that of physical design complexity
which includes the effort for design, verification and
testing. Currently, the whole development of an
advanced microprocessor takes almost 4 years and a
few hundred engineers [2][12][13]. Functional and
electrical verification and testing complexity has been
steadily growing [14][15] and accounts for the
majority of the processor development effort. The
Wide Superscalar and Multithreading processors
exacerbate both problems by using complex
techniques like aggressive data/control prediction,
out-of-order execution and multithreading, and by
having non modular designs (multiple blocks
individually designed). The Chip Multiprocessor
carries on the complexity of current out-of-order
designs with support for cache coherency and
multiprocessor communication. With the IA-64
architecture, the basic challenge is the design and
verification of the forwarding logic between the
multiple functional units on the chip. The Trace
processor and RAW machine are more modular
designs. The trace processor employs replication of
processing elements to reduce complexity. Still, trace
prediction and issue, which involves intra-trace
dependence check and register remapping, as well as
intra-element forwarding includes a significant portion
of the complexity of a wide superscalar design. For
the RAW processor, only a single tile and network
switch need to be designed and replicated.
Verification of a reconfigurable organization is
trivial in terms of the circuits, but verification of
the mapping software is also required.
The conclusion from Table 2 is that the proposed
billion transistor processors have been optimized
for such a computing environment and most of
them promise impressive performance. The only
concern for the future is the design complexity of
these organizations.
4. A NEW TARGET FOR
FUTURE COMPUTERS :
IMPLEMENTATION

Table 3: The evaluation of the billion transistor
processors for the personal mobile computing
domain
In the last few years, we have experienced a
significant change in technology drivers. While
high-end systems alone used to direct the evolution
of computing, current technology is mostly driven
by the low-end systems due to their large volume.
Within this environment, two important trends have
evolved that could change the shape of computing.
The first new trend is that of multimedia
applications. The recent improvements in circuits
technology and innovations in software development
have en-abled the use of real-time media data-types
like video, speech, animation and music. These
dynamic data-types greatly improve the usability,
quality, productivity and enjoyment of personal
computers [16]. Functions like 3D graphics, video
and visual imaging are al-ready included in the most
popular applications and it is common knowledge
that their influence on computing will only increase:
“90% of desktop cycles will be spent on
„media‟ applications by 2000” [17]
Figure 1: Personal mobile devices of the future
will integrate the functions of current portable
devices like PDAs, video games, digital
cameras and cellular phones.
 fine-grained parallelism: in functions like
image, voice and signal processing, the
same operation is performed across
sequences of data in a vector or SIMD
fashion.
 coarse-grained parallelism: in many media
appli-cations a single stream of data is
processed by a pipeline of functions to
produce the end result.
 high instruction-reference locality: media
func-tions usually have small kernels or
loops that dom-inate the processing time
and demonstrate high temporal and spatial
locality for instructions.
 high memory bandwidth: applications like
3D graphics require huge memory
bandwidth for large data sets that have
limited locality.

 high network bandwidth: streaming data
like video or images from external sources
requires high network and I/O bandwidth.
With a budget of less than two Watts for the whole
device, the processor has to be designed with a
power target less than one Watt, while still being
able to pro-vide high-performance for functions like
speech recognition. Power budgets close to those of
current high-performance microprocessors (tens of
Watts) are unacceptable.
After energy efficiency and multimedia support, the
third main requirement for personal mobile
computers is small size and weight. The desktop
assumption of several chips for external cache and
many more for main memory is infeasible for PDAs,
and integrated solutions that reduce chip count are
highly desirable. A related matter is code size, as
PDAs will have limited memory to keep down costs
and size, so the size of pro-gram representations is
important.
A final concern is design complexity, like in the
desktop domain, and scalability. An architecture
should scale efficiently not only in terms of
performance but also in terms of physical design.
Long inter-connects for on-chip communication are
expected to be a limiting factor for future processors
as a small region of the chip (around 15%) will be
accessible in a single clock cycle [21] and therefore
should be avoided.
5. PROCESSOR EVALUATION
FOR MOBILE
MULTIMEDIA
APPLICATIONS
Table 3 summarizes our evaluation of the billion
transistor architectures with respect to personal mobile
computing. The support for multimedia applications is
limited in most architectures. Out-of-order techniques
and caches make the delivered performance quite
unpredictable for guaranteed real-time response, while
hardware con-trolled caches also complicate support
for continuous-media data-types. Fine-grained
parallelism is exploited by using MMX-like or
reconfigurable execution units. Still, MMX-like
extensions expose data alignment is-sues to the
software and restrict the number of vector or SIMD
elements operations per instruction, limiting this way
their usability and scalability. Coarse-grained
parallelism, on the other hand, is best on the
Simultaneous Multithreading, Chip Multiprocessor
and RAW architectures.
Instruction reference locality has traditionally been
exploited through large instruction caches. Yet,
designers of portable system would prefer reductions
in code size as suggested by the 16-bit instruction
versions of MIPS and ARM [22]. Code size is a
weakness for IA-64 and any other architecture that
relies heavily on loop unrolling for performance, as it
will surely be larger than that of 32-bit RISC
machines. RAW may also have code size problems, as
one must “program” the reconfigurable portion of
each data path. The code size penalty of the other
designs will likely depend on how much they exploit
loop unrolling and in-line procedures to expose
enough parallelism for high performance.
Memory bandwidth is another limited resource for
cache-based architectures, especially in the presence
of multiple data sequences, with little locality, being
streamed through the system. The potential use of
streaming buffers and cache bypassing would help for
sequential bandwidth but would still not address that
of scattered or random accesses. In addition, it would
be embarrassing to rely on cache bypassing when 50%
to 90% of the transistors are dedicated to caches!
The energy/power efficiency issue, despite its
importance both for portable and desktop domains
[23], is not addressed in most designs. Redundant
computation for out-of-order models, complex issue
and dependence analysis logic, fetching a large

number of instructions for a single loop, forwarding
across long wires and use of the typically power
hungry reconfigurable logic increase the energy
consumption of a single task and the power of the
processor.
As for physical design scalability, forwarding results
across large chips or communication among multiple
core or tiles is the main problem of most de-signs.
Such communication already requires multiple cycles
in high-performance out-of-order designs. Simple
pipelining of long interconnects is not a sufficient
solution as it exposes the timing of forwarding or
communication to the scheduling logic or software and
in-creases complexity.
The conclusion from Table 3 is that the proposed
processors fail to meet many of the requirements of
the new computing model. This indicates the need for
modifications of the architectures and designs or the
proposal of different approaches.
6. Vector IRAM
Vector IRAM (VIRAM) [24], the architecture
proposed by the research group of the authors, is a first
effort for a processor architecture and design that
matches the requirements of the mobile personal
environment. VIRAM is based on two main ideas,
vector processing and the integration of logic and
DRAM on a single chip. The former addresses many
of the demands of multimedia processing, and the
latter addresses the energy efficiency, size, and weight
demands of PDAs. We do not believe that VIRAM is
the last word on computer architecture research for
mobile multimedia applications, but we hope it proves
to be an promising first step.
7.
Table 4: The evaluation of VIRAM for the
two computing environments.
The VIRAM processor described in the IEEE special
issue consists of an in-order dual-issue superscalar
processor with first level caches, tightly integrated
with a vector execution unit with multiple pipelines
(8). Each pipeline can support parallel operations on
multiple media types, DSP functions like multiply-
accumulate and saturated logic. The memory system
consists of 96 MBytes of DRAM used as main
memory. It is organized in a hierarchical fashion with
16 banks and 8 sub-banks per bank, connected to the
scalar and vector unit through a crossbar. This
provides sufficient sequential and random bandwidth
even for demanding applications. External I/O is
brought directly to the on-chip memory through high-
speed serial lines operating at the range of Gbit/s
instead of parallel buses. From a programming point
of view, VIRAM can be seen as a vector or SIMD
microprocessor.
Table 4 presents the grades for VIRAM for the two
computing environments. We present the median
grades given by reviewers of this paper, including the
architects of some of the other billion transistor
architectures.
Obviously, VIRAM is not competitive within the
desktop/server domain; indeed, this weakness for
conventional computing is probably the main reason
some are skeptical of the importance of merged logic-
DRAM technology [25]. For the case of integer
SPEC‟04 no benefit can be expected from vector

processing for integer applications. Floating point
intensive applications, on the other hand, have been
shown to be highly vectorizable. All applications will
still benefit from the low memory latency and high
memory bandwidth. For the server domain, VIRAM is
expected to perform poorly due to limited on-chip
memory3
. A potentially different evaluation for the
server domain could arise if we examine decision
support (DSS) instead of OLTP work-loads. In this
case, small code loops with highly data parallel
operations dominate execution time [26], so
architectures like VIRAM and RAW should perform
significantly better than for OLTP workloads.
In terms of software effort, vectorizing compilers have
been developed and used in commercial environments
for years now. Additional work is required to tune
such compilers for multimedia workloads.
As for design complexity, VIRAM is a highly modular
design. The necessary building blocks are the in-order
scalar core, the vector pipeline, which is replicated 8
times, and the basic memory array tile. Due to the lack
of dependencies and forwarding in the vector model
and the in-order paradigm, the verification effort is
expected to be low.
The open question in this case is the complications of
merging high-speed logic with DRAM to cost, yield
and testing. Many DRAM companies are investing in
merged logic-DRAM fabrication lines and many
companies are exploring products in this area. Also,
our project is submitting a test chip this summer with
several key circuits of VIRAM in a merged logic-
DRAM process. We expect the answer to this open
question to be clearer in the next year. Unlike the other
proposals, the challenge for VIRAM is the
implementation technology and not the micro
architectural design.
As mentioned above, VIRAM is a good match to the
personal mobile computing model. The design is in-
order and does not rely on caches, making the
delivered performance highly predictable. The vector
model is superior to MMX-like solutions, as it
provides explicit support of the length of SIMD
instructions, and it does not expose data packing and
alignment to software and is scalable. Since most
media processing functions are based on algorithms
working on vectors of pixels or samples, its not
surprising that highest performance can be delivered
by a vector unit. Code size is small com-pared to other
architectures as whole loops can specified in a single
vector instruction. Memory bandwidth, both sequential
and random is available from the on-chip hierarchical
DRAM.
VIRAM is expected to have high energy efficiency as
well. In the vector model there are no dependencies, so
the limited forwarding within each pipeline is needed
for chaining, and vector machines do not re-quire
chaining to occur within a single clock cycle.
Performance comes from multiple vector pipelines
working in parallel on the same vector operation as
well as from high-frequency operation, allowing the
same performance at lower clock rate and thus lower
voltage as long as the functional units are expanded.
As energy goes up with the square of the voltage in
CMOS logic, such tradeoffs can dramatically improve
energy efficiency. In addition, the execution model is
strictly in order. Hence, the logic can be kept simple
and power efficient. DRAM has been traditionally
optimized for low-power and the hierarchical structure
provides the ability to activate just the sub-banks
containing the necessary data.
As for physical design scalability, the processor-
memory crossbar is the only place were long wires are
used. Still, the vector model can tolerate latency if
sufficient fine-grain parallelism is available, so deep
pipelining is a viable solution without any hardware or
soft-ware complications in this environment.
CONCLUSION

For almost two decades architecture research has been
focused on desktop or server machines. As a result of
that attention, today‟s microprocessors are 1000 times
faster. Nevertheless, we are designing processors of
the future with a heavy bias for the past. For example,
the programs in the SPEC‟95 suite were originally
written many years ago, yet these were the main
drivers for most papers in the special issue on billion
transistor processors for 2010. A major point of this
article is that we believe it is time for some of us in
this very successful community to investigate
architectures with a heavy bias for the future.
One advantage of this new target for the architecture
community is its unquestionable need for
improvements in terms of ”MIPS/Watt”, for either
more demanding applications like speech input or
much longer battery life are desired for PDAs. Its less
clear that desktop computers really need orders of
magnitude more performance to run “MS-Office
2010”.
The question we asked is whether the proposed
new architectures can meet the challenges of this new
com-puting domain. Unfortunately, the answer is
negative for most of them, at least in the form they
were presented. Limited and mostly “ad-hoc” support
for multi-media or DSP functions is provided, power
is not a serious issue and unlimited complexity of
design and verification is justified by even slightly
higher peak performance.
Providing the necessary support for personal
mobile computing requires a significant shift in the
way we de-sign processors. The key requirements that
processor designers will have to address will be
energy efficiency to allow battery operated devices,
focus on worst case performance instead of peak for
real-time applications, multimedia and DSP support to
enable visual computing, and simple scalable designs
with reduced development and verification cycles.
New benchmarks suites, representative of the new
types of workloads and requirements are also
necessary.
We believe that personal mobile computing offers a
vision of the future with a much richer and more
exciting set of architecture research challenges than
extrapolations of the current desktop architectures and
bench-marks. VIRAM is a first approach in this
direction.
Put another way, which problem would you rather
work on: improving performance of PCs running
FPPPP or making speech input practical for PDAs
The historic concentration of processor research on
stationary computing environments has been matched
by a consolidation of the processor industry. Within a
few years, this class of machines will likely be based
on microprocessors using a single architecture from a
single company. Perhaps it is time for some of us to
declare victory, and explore future computer
applications as well as future architectures.
In the last few years, the major use of computing
devices has shifted to non-engineering areas. Personal
computing is already the mainstream market, portable
devices for computation, communication and
entertainment have become popular, and multimedia
functions drive the application market.
REFERENCES
[1] Semiconductor Industry Association. The Na-
tional Technology Roadmap for Semiconductors.
SEMATECH Inc., 1997.
[2] D. Burger and D. Goodman. Billion-Transistor
Architectures - Guest Editors‟ Introduction.
IEEE Computer, 30(9):46–48, September 1997.
[3] J. Crawford and J. Huck. Motivations and
Design Approach for the IA-64 64-Bit
Instruction Set Ar-chitecture. In the Proceedings
of the Microproces-sor Forum, October 1997.

[4] Y.N. Patt, S.J. Patel, M. Evers, D.H. Friendly,
and
J. Stark. One Billion Transistors, One Unipro-
cessor, One Chip. IEEE Computer, 30(9):51–57,
September 1997.
[5] M. Lipasti and L.P. Shen. Superspeculative Mi-
croarchitecture for Beyond AD 2000. IEEE
Com-puter, 30(9):59–66, September 1997.
[6] J. Smith and S. Vajapeyam. Trace Processors:
Moving to Fourth Generation
Microarchitectures. IEEE Computer, 30(9):68–
74, September 1997.
[7] S.J. Eggers, J.S. Emer, H.M. Leby, J.L. Lo, R.L.
Stamm, and D.M. Tullsen. Simultaneous Mul-
tithreading: a Platform for Next-Generation Pro-
cessors. IEEE MICRO, 17(5):12–19, October
1997.
[8] L. Hammond, B.A. Nayfeh, and K. Olukotun. A
Single-Chip Multiprocessor. IEEE Computer,
30(9):79–85, September 1997.
[9] E. Waingold, M. Taylor, D. Srikrishna, V.
Sarkar,
W. Lee, V. Lee, J. Kim, M. Frank, P. Finch,
R. Barua, J. Babb, S. Amarasinghe, and A.
Agar-wal. Baring It All to Software: Raw
Machines. IEEE Computer, 30(9):86–93,
September 1997.
[10] J Hennessy and D. Patterson. Computer Archi-
tecture: A Quantitative Approach, second
edition. Morgan Kaufmann, 1996.
[11] K. Keeton, D.A. Patterson, Y.Q. He, and Baker
W.E. Performance Characterization of the Quad
Pentium Pro SMP Using OLTP Workloads. In
the Proceedings of the 1998 International
Symposium on Computer Architecture (to
appear), June 1998.
[12] G. Grohoski. Challenges and Trends in
Processor Design: Reining in Complexity. IEEE
Computer, 31(1):41–42, January 1998.
[13] P. Rubinfeld. Challenges and Trends in
Processor Design: Managing Problems in High
Speed. IEEE Computer, 31(1):47–48, January
1998.
[14] R. Colwell. Challenges and Trends in Processor
Design: Maintaining a Leading Position. IEEE
Computer, 31(1):45–47, January 1998.
[15] E. Killian. Challenges and Trends in Processor
Design: Challenges, Not Roadblocks. IEEE
Com-puter, 31(1):44–45, January 1998.
[16] K. Diefendorff and P. Dubey. How Multimedia
Workloads Will Change Processor Design. IEEE
Computer, 30(9):43–45, September 1997.
[17] W. Dally. Tomorrow‟s Computing Engines.
Keynote Speech, Fourth International Sympo-
sium on High-Performance Computer Architec-
ture, February 1998.
[18] T. Lewis. Information Appliances: Gadget Ne-
topia. IEEE Computer, 31(1):59–68, January
1998.
[19] V. Cerf. The Next 50 Years of Networking. In
the ACM97 Conference Proceedings, March
1997.

A New Direction for Computer Architecture Research

Recommended

More Related Content

What's hot (20)

Similar to A New Direction for Computer Architecture Research (20)

Recently uploaded (20)

A New Direction for Computer Architecture Research