Accéder directement au contenu Accéder directement à la navigation
Rapport

Optimal Register Saturation in Acyclic Superscalar and VLIW Codes

Sid Touati 1
1 A3 - Advanced analysis to code optimization
UP11 - Université Paris-Sud - Paris 11, Inria Saclay - Ile de France
Abstract : In a previous work [TT00], we theoretically studied the register saturation notion in the acyclic data dependence graphs (DDG). It consists in computing the exact maximal number of the registers needed to achieve the computation of the DDGs independently from the schedules. We proved that this problem is NP-complete and we proposed a greedy heuristic to solve it. In this work, we study how to compute the optimal solution using the integer linear programming. Also, new theorems are given to formally prove some of our assertions written in the previous report. We prove also that the problem of reducing the register saturation by introducing new arcs is an NP-hard problem, and we give a method to compute the optimal solution using the integer linear programming.
Type de document :
Rapport
Liste complète des métadonnées

Littérature citée [1 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/inria-00072324
Contributeur : Rapport de Recherche Inria <>
Soumis le : mardi 23 mai 2006 - 20:24:21
Dernière modification le : jeudi 9 février 2017 - 15:03:57
Document(s) archivé(s) le : dimanche 4 avril 2010 - 23:03:52

Fichiers

Identifiants

  • HAL Id : inria-00072324, version 1

Collections

Citation

Sid Touati. Optimal Register Saturation in Acyclic Superscalar and VLIW Codes. RR-4263, INRIA. 2001. ⟨inria-00072324⟩

Partager

Métriques

Consultations de la notice

247

Téléchargements de fichiers

137

  翻译: